Programmable analog VLSI architecture based upon event coding

被引：0

作者：

Koickal, Thomas Jacob ^{[1
]}

Hamilton, Alister ^{[1
]}

Gouveia, Luiz C. P. ^{[1
]}

机构：

[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland

来源：

NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A programmable analog array inspired from neuronal spike event coding is presented. A configurable event block forms the basic building block of the programmable array. The internal circuit schematics of the event block is presented. The event blocks in the array are programmed to perform as functional circuit blocks for neuromorphic and classical computations. A programmable array chip with 10 event blocks is fabricated using Austria Microsystems 0.35 mu m CMOS technology to demonstrate the functionality of the circuits in silicon.

引用

页码：554 / +

页数：2

共 50 条

[1] Computation in Communication: Spike Event Coding for Programmable Analog Arrays
Gouveia, Luiz Carlos
Koickal, Thomas Jacob
Hamilton, Alister
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 857 - 860
[2] An asynchronous spike event coding scheme for programmable analog arrays
Gouveia, Luiz Carlos
Koickal, Thomas Jacob
Hamilton, Alister
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1364 - 1367
[3] An Asynchronous Spike Event Coding Scheme for Programmable Analog Arrays
Gouveia, Luiz Carlos
Koickal, Thomas Jacob
Hamilton, Alister
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (04) : 791 - 799
[4] A VLSI architecture for video coding based on PDVQ
Liao Yu-min
Yu Ning-mei
Wang Dong-fang
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 240 - 243
[5] An analog VLSI architecture for auditory based feature extraction
Kumar, N
Himmelbauer, W
Cauwenberghs, G
Andreou, AG
1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 4081 - 4084
[6] MICSMACS - A VLSI PROGRAMMABLE SYSTOLIC ARCHITECTURE
FRISON, P
LAVENIER, D
LEVERGE, H
QUINTON, P
SYSTOLIC ARRAY PROCESSORS, 1989, : 146 - 155
[7] Palmo:: Pulse-based signal processing for programmable analog VLSI
Papathanasiou, K
Brandtner, T
Hamilton, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (06) : 379 - 389
[8] PROGRAMMABLE ANALOG VLSI NEURAL CIRCUITS FOR CONTROL
SALAM, FMA
WANG, YW
PROCEEDINGS OF THE 28TH IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-3, 1989, : 1765 - 1766
[9] VLSI architecture for quadtree-based fractal image coding
Lee, S
Omachi, S
Aso, H
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (4-5): : 141 - 146
[10] ANALOG NEURAL PROGRAMMABLE OPTIMIZERS IN CMOS VLSI TECHNOLOGIES
DOMINGUEZCASTRO, R
RODRIGUEZVAZQUEZ, A
HUERTAS, JL
SANCHEZ-SINENCIO, E
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (07) : 1110 - 1115

← 1 2 3 4 5 →