Programmable analog VLSI architecture based upon event coding

被引:0
|
作者
Koickal, Thomas Jacob [1 ]
Hamilton, Alister [1 ]
Gouveia, Luiz C. P. [1 ]
机构
[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A programmable analog array inspired from neuronal spike event coding is presented. A configurable event block forms the basic building block of the programmable array. The internal circuit schematics of the event block is presented. The event blocks in the array are programmed to perform as functional circuit blocks for neuromorphic and classical computations. A programmable array chip with 10 event blocks is fabricated using Austria Microsystems 0.35 mu m CMOS technology to demonstrate the functionality of the circuits in silicon.
引用
收藏
页码:554 / +
页数:2
相关论文
共 50 条
  • [21] Evaluation of a field-programmable VLSI based on an asynchronous bit-serial architecture
    Hariyama, Masanori
    Ishihara, Shota
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (09) : 1419 - 1426
  • [22] A scalable and programmable architecture for the Continuous Restricted Boltzmann Machine in VLSI
    Lu, C. C.
    Hong, C. Y.
    Chen, H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1297 - 1300
  • [23] A programmable application-specific VLSI architecture for speech recognition
    Wang, JC
    Wang, JF
    Suen, AN
    Weng, YS
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 477 - 480
  • [24] A PROGRAMMABLE ANALOG VLSI NEURAL-NETWORK PROCESSOR FOR COMMUNICATION RECEIVERS
    CHOI, JG
    BANG, SH
    SHEU, BJ
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (03): : 484 - 495
  • [25] Analog VLSI Biophysical Neurons and Synapses With Programmable Membrane Channel Kinetics
    Yu, Theodore
    Cauwenberghs, Gert
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2010, 4 (03) : 139 - 148
  • [26] Field-programmable VLSI based on a bit-serial fine-grain architecture
    Hariyama, M
    Chong, WS
    Kameyama, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 1897 - 1902
  • [27] MOTION ESTIMATION VLSI ARCHITECTURE FOR IMAGE-CODING
    PRIVAT, G
    RENAUDIN, M
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 78 - 81
  • [28] A VLSI architecture for advanced video coding motion estimation
    Yap, SY
    McCanny, JV
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 293 - 301
  • [29] VLSI architecture for a very low bitrate video coding
    Jiang, Ke
    Zhang, Qianling
    Tang, Tingao
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1999, 27 (11): : 53 - 56
  • [30] Field-programmable VLSI based on a bit-serial fine-grain architecture
    Hariyama, Masanori
    Chong, Weisheng
    Kameyama, Michitaka
    IEICE Transactions on Electronics, 2004, E87-C (11) : 1897 - 1902