Programmable analog VLSI architecture based upon event coding

被引：0
|
作者：
Koickal, Thomas Jacob [1 ]
Hamilton, Alister [1 ]
Gouveia, Luiz C. P. [1 ]
机构：
[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland
来源：
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2007年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A programmable analog array inspired from neuronal spike event coding is presented. A configurable event block forms the basic building block of the programmable array. The internal circuit schematics of the event block is presented. The event blocks in the array are programmed to perform as functional circuit blocks for neuromorphic and classical computations. A programmable array chip with 10 event blocks is fabricated using Austria Microsystems 0.35 mu m CMOS technology to demonstrate the functionality of the circuits in silicon.
引用
收藏
页码：554 / +
页数：2
相关论文
共 50 条
  • [41] Current mode √X-domain Palmo cell for programmable analog VLSI
    Zhang, YX
    Hamilton, A
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 996 - 999
  • [42] A programmable VLSI architecture for 2-D discrete wavelet transform
    Chen, CY
    Yang, ZL
    Wang, TC
    Chen, LG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 619 - 622
  • [43] Programmable-weight building blocks for analog VLSI neural network processors
    Chang, RC
    Sheu, BJ
    Choi, J
    Chen, DCH
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1996, 9 (03) : 215 - 230
  • [44] Low-power CMOS circuits for analog VLSI programmable neural networks
    El-Soud, MAA
    AbdelRassoul, RA
    Soliman, HH
    El-Ghanam, LM
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 14 - 17
  • [45] VLSI architectures for programmable sorting of analog quantities with multiple-chip support
    Ancona, F
    Oddone, G
    Rovetta, S
    Uneddu, G
    Zunino, R
    SEVENTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1997, : 94 - 99
  • [46] An Architecture for Analog VLSI Implementation of Embedded Model Predictive Control
    Skibik, Terrence
    Adegbege, Ambrose A.
    2018 ANNUAL AMERICAN CONTROL CONFERENCE (ACC), 2018, : 4676 - 4681
  • [47] A VLSI NEUROPROCESSOR FOR IMAGE-RESTORATION USING ANALOG COMPUTING-BASED SYSTOLIC ARCHITECTURE
    LEE, JC
    SHEU, BJ
    CHELLAPPA, R
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 5 (2-3): : 185 - 199
  • [48] VLSI ARCHITECTURE FOR HDTV SUBBAND CODING USING GQMFS FILTERBANKS
    ALASMARI, AK
    AHMED, RE
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1995, 41 (01) : 1 - 11
  • [49] An efficient VLSI architecture for MC interpolation in AVC video coding
    Lei, D
    Wen, G
    Hu, MZ
    Zhou, JZ
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 564 - 568
  • [50] Single Event Upset in SRAM-based Field Programmable Analog Arrays: Effects and mitigation
    Balen, Tiago R.
    Kastensmidt, Fernanda Lima
    Lubaszewski, Marcelo S.
    Renovell, M.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 192 - +
12345