Programmable analog VLSI architecture based upon event coding

被引：0

作者：

Koickal, Thomas Jacob ^{[1
]}

Hamilton, Alister ^{[1
]}

Gouveia, Luiz C. P. ^{[1
]}

机构：

[1] Univ Edinburgh, Sch Engn & Elect, Edinburgh EH9 3JL, Midlothian, Scotland

来源：

NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A programmable analog array inspired from neuronal spike event coding is presented. A configurable event block forms the basic building block of the programmable array. The internal circuit schematics of the event block is presented. The event blocks in the array are programmed to perform as functional circuit blocks for neuromorphic and classical computations. A programmable array chip with 10 event blocks is fabricated using Austria Microsystems 0.35 mu m CMOS technology to demonstrate the functionality of the circuits in silicon.

引用

页码：554 / +

页数：2

共 50 条

[31] A parallel architecture for arithmetic coding and its VLSI implementation
Lee, HY
Lan, LS
Sheu, MH
Wu, CH
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1309 - 1312
[32] VLSI architecture of correlation vector quantization for image coding
Fudan Univ, Shanghai, China
Pan Tao Ti Hsueh Pao, 1600, 10 (765-770):
[33] A programmable VLSI architecture based on multilayer CNN paradigms for real-time visual processing
Raffo, L
Sabatini, SP
Bisio, GM
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1996, 24 (03) : 357 - 367
[34] VLSI neuroprocessor for image restoration using analog computing-based systolic architecture
Lee, Ji-Chien
Sheu, Bing J.
Chellappa, Rama
Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 5 (2-3): : 185 - 199
[35] An Event-Based Neural Network Architecture With an Asynchronous Programmable Synaptic Memory
Moradi, Saber
Indiveri, Giacomo
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2014, 8 (01) : 98 - 107
[36] Event-driven Neural Integration and Synchronicity in Analog VLSI
Yu, Theodore
Park, Jongkil
Joshi, Siddharth
Maier, Christoph
Cauwenberghs, Gert
2012 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2012, : 775 - 778
[37] Implementation of dynamic Huffman coding using CAM-based CMOS VLSI architecture
Palamadai, RS
Chen, CIH
PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1996, : 40 - 43
[38] A novel switched-capacitor based field-programmable analog array architecture
Lee, EKF
Hui, WL
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 17 (1-2) : 35 - 50
[39] A Novel Switched-Capacitor Based Field-Programmable Analog Array Architecture
Edward K. F. Lee
Wai L. Hui
Analog Integrated Circuits and Signal Processing, 1998, 17 : 35 - 50
[40] Programmable kernel analog VLSI convolution chip for real time vision processing
Serrano-Gotarredona, T
Linares-Barranco, B
Andreou, AG
IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL IV, 2000, : 62 - 65

← 1 2 3 4 5 →