A 200-MHZ 64-B DUAL-ISSUE CMOS MICROPROCESSOR

被引：109
|
作者：
DOBBERPUHL, DW
WITEK, RT
ALLMON, R
ANGLIN, R
BERTUCCI, D
BRITTON, S
CHAO, L
CONRAD, RA
DEVER, DE
GIESEKE, B
HASSOUN, SMN
HOEPPNER, GW
KUCHLER, K
LADD, M
LEARY, BM
MADDEN, L
MCLELLAN, EJ
MEYER, DR
MONTANARO, J
PRIORE, DA
RAJAGOPALAN, V
SAMUDRALA, S
SANTHANAM, S
机构：
[1] Semiconductor Engineering Group, Digital Equipment Corporation, Hudson
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1992年 / 27卷 / 11期
关键词：
D O I：
10.1109/4.165336
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 400-MIPS/200-MFLOPS (peak) custom 64-b VLSI CPU chip is described. The chip is fabricated in a 0.75-mum CMOS technology utilizing three levels of metalization and optimized for 3.3-V operation. The die size is 16.8 mm x 13.9 mm and contains 1.68M transistors. The chip includes separate 8-kilobyte instruction and data caches and a fully pipelined floating-point unit (FPU) that can handle both IEEE and VAX standard floating-point data types. It is designed to execute two instructions per cycle among scoreboarded integer, floating-point, address, and branch execution units. Power dissipation is 30 W at 200-MHz operation.
引用
收藏
页码：1555 / 1567
页数：13
相关论文
共 50 条
  • [31] A 200-MHz continuous-time CMOS delta-sigma modulator featuring nonlinear feedback control
    Zourntos, T
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 135 - 138
  • [32] An 8-GS/s 200-MHz Bandwidth 68-mW ΔΣ DAC in 65-nm CMOS
    Bhide, Ameya
    Najari, Omid Esmailzadeh
    Mesgarzadeh, Behzad
    Alvandpour, Atila
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (07) : 387 - 391
  • [33] A 200-MHZ CMOS X/SIN(X) DIGITAL-FILTER FOR COMPENSATING D/A CONVERTER FREQUENCY-RESPONSE DISTORTION
    LIN, TJ
    SAMUELI, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (09) : 1278 - 1285
  • [34] An 18-μA standby current 1.8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode
    Mizuno, H
    Ishibashi, K
    Shimura, T
    Hattori, T
    Narita, S
    Shiozawa, K
    Ikeda, S
    Uchiyama, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (11) : 1492 - 1500
  • [35] Demonstration of Single-Flux-Quantum 64-B Lookup Table With Cryo-CMOS Decoders for Reconfiguration
    Hironaka, Yuki
    Hosoya, Takuya
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (08)
  • [36] A 200-MHZ ALL-DIGITAL QAM MODULATOR AND DEMODULATOR IN 1.2-MU-M CMOS FOR DIGITAL RADIO APPLICATION
    WONG, BC
    SAMUELI, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) : 1970 - 1980
  • [37] A 200-MHZ CMOS PIPELINED MULTIPLIER ACCUMULATOR USING A QUASI-DOMINO DYNAMIC FULL-ADDER CELL DESIGN
    LU, F
    SAMUELI, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (02) : 123 - 132
  • [38] A 160MHz 32b 0.5W CMOS RISC microprocessor
    Montanaro, J
    Witek, RT
    Anne, K
    Black, AJ
    Cooper, EM
    Dobberpuhl, DW
    Donahue, PM
    Eno, J
    Farell, A
    Hoeppner, GW
    Kruckemyer, D
    Lee, TH
    Lin, P
    Madden, L
    Murray, D
    Pearce, M
    Santhanam, S
    Snyder, KJ
    Stephany, R
    Thierauf, SC
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 214 - 215
  • [39] A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor
    Montanaro, J
    Witek, RT
    Anne, K
    Black, AJ
    Cooper, EM
    Dobberpuhl, DW
    Donahue, PM
    Eno, J
    Hoeppner, GW
    Kruckemyer, D
    Lee, TH
    Lin, PCM
    Madden, L
    Murray, D
    Pearce, MH
    Santhanam, S
    Snyder, KJ
    Stephany, R
    Thierauf, SC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1703 - 1714
  • [40] A 200-MHz seventh-order equiripple continuous-time filter by design of nonlinearity suppression in 0.25-μm CMOS process
    Dosho, S
    Morie, T
    Fujiyama, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (05) : 559 - 565
12345