A 200-MHZ 64-B DUAL-ISSUE CMOS MICROPROCESSOR

被引：109
|
作者：
DOBBERPUHL, DW
WITEK, RT
ALLMON, R
ANGLIN, R
BERTUCCI, D
BRITTON, S
CHAO, L
CONRAD, RA
DEVER, DE
GIESEKE, B
HASSOUN, SMN
HOEPPNER, GW
KUCHLER, K
LADD, M
LEARY, BM
MADDEN, L
MCLELLAN, EJ
MEYER, DR
MONTANARO, J
PRIORE, DA
RAJAGOPALAN, V
SAMUDRALA, S
SANTHANAM, S
机构：
[1] Semiconductor Engineering Group, Digital Equipment Corporation, Hudson
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1992年 / 27卷 / 11期
关键词：
D O I：
10.1109/4.165336
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 400-MIPS/200-MFLOPS (peak) custom 64-b VLSI CPU chip is described. The chip is fabricated in a 0.75-mum CMOS technology utilizing three levels of metalization and optimized for 3.3-V operation. The die size is 16.8 mm x 13.9 mm and contains 1.68M transistors. The chip includes separate 8-kilobyte instruction and data caches and a fully pipelined floating-point unit (FPU) that can handle both IEEE and VAX standard floating-point data types. It is designed to execute two instructions per cycle among scoreboarded integer, floating-point, address, and branch execution units. Power dissipation is 30 W at 200-MHz operation.
引用
收藏
页码：1555 / 1567
页数：13
相关论文
共 50 条
  • [21] A HIGHLY INTEGRATED 40-MIPS (PEAK) 64-B RISC MICROPROCESSOR
    MIYAKE, J
    MAEDA, T
    NISHIMICHI, Y
    KATSURA, J
    TANIGUCHI, T
    YAMAGUCHI, S
    EDAMATSU, H
    WATARI, S
    TAKAGI, Y
    TSUJI, K
    KUNINOBU, S
    COX, S
    DUSCHATKO, D
    MACGREGOR, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1199 - 1206
  • [22] A 200-MFLOPS 100-MHZ 64-B BICOMOS VECTOR-PIPELINED PROCESSOR (VPP) ULSI
    OKAMOTO, F
    HAGIHARA, Y
    OHKUBO, C
    NISHI, N
    YAMADA, H
    ENOMOTO, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) : 1885 - 1893
  • [23] A 200-MHz Wide Input Range CMOS Passive Rectifier with Active Bias Tunning
    Li, Xiaofei
    Mao, Fangyu
    Yeon, Pyungwoo
    Lu, Yan
    Ghovanloo, Maysam
    Martins, Rui P.
    2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 245 - 246
  • [24] A 286 MHz 64-b floating point multiplier with enhanced CG operation
    Makino, H
    Suzuki, H
    Morinaka, H
    Nakase, Y
    Mashiko, K
    Sumi, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (04) : 504 - 513
  • [25] A 200-MHZ QUADRATURE DIGITAL SYNTHESIZER MIXER IN 0.8-MU-M CMOS
    TAN, LK
    SAMUELI, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 193 - 200
  • [26] 286 MHz 64-b floating point multiplier with enhanced CG operation
    Mitsubishi Electric Corp, Itami, Japan
    IEICE Trans Electron, 7 (915-924):
  • [27] Software MPEG-2 video decoder on a 200-MHz, low-power multimedia microprocessor
    Nadehara, K
    Lieske, H
    Kuroda, I
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3141 - 3144
  • [28] A 200-MHz CMOS mixed-mode sample-and-hold circuit for pipelined ADCs
    Jiang, Shan
    Do, Manh Anh
    Yeo, Kiat Seng
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 352 - +
  • [29] A 2,6-ns 64-b fast and small CMOS adder
    Morinaka, H
    Makino, H
    Nakase, Y
    Suzuki, H
    Mashiko, K
    Sumi, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (04) : 530 - 537
  • [30] A 64-B CMOS MAINFRAME EXECUTION UNIT MACROCELL WITH ERROR DETECTING CIRCUIT
    HAYASHI, T
    DOI, T
    YAMAGISHI, M
    KOIDE, K
    ISHIYAMA, A
    HIRAMATSU, M
    YAMAGIWA, A
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3775 - 3779
12345