LOW-LATENCY BIT-PARALLEL SYSTOLIC MULTIPLIER

被引：2
|
作者：
PEKMESTZI, KZ
CARAISCOS, C
机构：
[1] National Technical University of Athens, Department of Electrical Engineering, 157 73 Zographou, Athens
来源：
ELECTRONICS LETTERS | 1993年 / 29卷 / 04期
关键词：
PARALLEL MULTIPLIERS; SYSTOLIC ARRAYS;
D O I：
10.1049/el:19930247
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A bit-parallel systolic multiplier based on pair-wise grouping of the bit products is presented. The proposed scheme yields significantly lower latency compared to existing systolic multipliers, without increasing the circuit complexity. High throughput is achieved, limited by the delay of a gated full adder and a latch.
引用
收藏
页码：367 / 369
页数：3
相关论文
共 50 条
  • [31] A low complexity and a low latency bit parallel systolic multiplier over GF(2m) using an optimal normal basis of type
    Kwon, S
    16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 196 - 202
  • [32] New bit-parallel systolic multiplier over GF(2m) using the modified booth's algorithm
    Lee, Chiou-Yng
    Chiu, Yu-Hsin
    Chiou, Che Wun
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 610 - +
  • [33] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Lee, Chiou-Yng
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 106 - 112
  • [34] Low-complexity bit-parallel systolic multipliers over GF(2m)
    Chiou-Yng Lee
    Chin-Chin Chen
    Yuan-Ho Chen
    Erl-Huei Lu
    2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 1160 - 1165
  • [35] A Low-Latency Parallel Pipeline CORDIC
    Hong-Thu Nguyen
    Xuan-Thuan Nguyen
    Cong-Kha Pham
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (04): : 391 - 398
  • [36] Fast bit-parallel GF(2n) multiplier for all trinomials
    Fan, HN
    Dai, YQ
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (04) : 485 - 490
  • [37] Efficient bit-parallel multiplier for irreducible pentanomials using a shifted polynomial basis
    Park, Sun-Mi
    Chang, Ku-Young
    Hong, Dowon
    IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (09) : 1211 - 1215
  • [38] LOW-LATENCY, CONCURRENT CHECKPOINTING FOR PARALLEL PROGRAMS
    LI, K
    NAUGHTON, JF
    PLANK, JS
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (08) : 874 - 879
  • [39] Low-latency Scalable Modular Multiplier without Montgomery Algorithm
    Wu, Tao
    Li, Shuguo
    Liu, Litian
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 81 - 85
  • [40] Bit-parallel systolic modular multipliers for a class of GF(2m)
    Lee, CY
    Lu, EH
    Lee, JY
    ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 51 - 58
12345