LOW-LATENCY BIT-PARALLEL SYSTOLIC MULTIPLIER

被引：2
|
作者：
PEKMESTZI, KZ
CARAISCOS, C
机构：
[1] National Technical University of Athens, Department of Electrical Engineering, 157 73 Zographou, Athens
来源：
ELECTRONICS LETTERS | 1993年 / 29卷 / 04期
关键词：
PARALLEL MULTIPLIERS; SYSTOLIC ARRAYS;
D O I：
10.1049/el:19930247
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A bit-parallel systolic multiplier based on pair-wise grouping of the bit products is presented. The proposed scheme yields significantly lower latency compared to existing systolic multipliers, without increasing the circuit complexity. High throughput is achieved, limited by the delay of a gated full adder and a latch.
引用
收藏
页码：367 / 369
页数：3
相关论文
共 50 条
  • [21] Low-Latency Deterministic Multiplier for Stochastic Computing
    Hussein, Anwar K.
    Artan, N. Sertac
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 272 - 276
  • [22] Low-Power and Low-Hardware Bit-Parallel Polynomial Basis Systolic Multiplier over GF(2m) for Irreducible Polynomials
    Mathe, Sudha Ellison
    Boppana, Lakshmi
    ETRI JOURNAL, 2017, 39 (04) : 570 - 581
  • [23] Low complexity bit-parallel multiplier for F2n defined by repeated polynomials
    Chang, Nam Su
    Kang, Eun Sook
    Hong, Seokhie
    DISCRETE APPLIED MATHEMATICS, 2018, 241 : 2 - 12
  • [24] Efficient Nonrecursive Bit-Parallel Karatsuba Multiplier for a Special Class of Trinomials
    Li, Yin
    Zhang, Yu
    Guo, Xiaoli
    VLSI DESIGN, 2018,
  • [25] Bit-parallel finite field multiplier and squarer using polynomial basis
    Wu, HP
    IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (07) : 750 - 758
  • [26] Low-Space Bit-Parallel Systolic Structure for AOP-Based Multiplier Suitable for Resource-Constrained IoT Edge Devices
    Ibrahim, Atef
    Gebali, Fayez
    Bouteraa, Yassine
    Tariq, Usman
    Ahamad, Tariq
    Nazih, Waleed
    MATHEMATICS, 2022, 10 (05)
  • [27] Bit-parallel polynomial basis multiplier for new classes of finite fields
    Wu, Huapeng
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (08) : 1023 - 1031
  • [28] New efficient bit-parallel polynomial basis multiplier for special pentanomials
    Park, Sun-Mi
    Chang, Ku-Young
    Hong, Dowon
    Seo, Changho
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 130 - 139
  • [29] An Efficient CRT-Based Bit-Parallel Multiplier for Special Pentanomials
    Li, Yin
    Cui, Xinyuan
    Zhang, Yu
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (03) : 736 - 742
  • [30] New bit-parallel Montgomery multiplier for trinomials using squaring operation
    Li, Yin
    Chen, Yiyang
    INTEGRATION-THE VLSI JOURNAL, 2016, 52 : 142 - 155
12345