HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS

被引：0

作者：

SERVIT, M ^{[1
]}

机构：

[1] CZECHOSLOVAK POLYTECH INST, ELECTROTECH FAC, DEPT COMP, PRAGUE, CZECHOSLOVAKIA

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1975年 / C 24卷 / 03期

关键词：

D O I：

10.1109/T-C.1975.224211

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：305 / 310

页数：6

共 50 条

[41] Static compaction of test sequences for synchronous sequential circuits
Xu, CP
Li, Z
Mo, W
[J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 160 - 163
[42] Parallel sequence fault simulation for synchronous sequential circuits
Kung, CP
Lin, CS
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 267 - 277
[43] Serial diagnostic fault simulation for synchronous sequential circuits
Chen, SC
Jou, JM
[J]. INTEGRATION-THE VLSI JOURNAL, 1997, 23 (02) : 157 - 170
[44] AN ALGORITHM FOR FINDING SECONDARY ASSIGNMENTS OF SYNCHRONOUS SEQUENTIAL CIRCUITS
TORNG, HC
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (05) : 461 - &
[45] On finding undetectable and redundant faults in synchronous sequential circuits
Lin, XJ
Pomeranz, I
Reddy, SM
[J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 498 - 503
[46] FPGA based fault emulation of synchronous sequential circuits
Ellervee, P
Raik, J
Tihhomirov, V
Ubar, R
[J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 59 - 62
[47] An efficient test relaxation technique for synchronous sequential circuits
El-Maleh, A
Al-Utaibi, K
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (06) : 933 - 940
[48] Parallel sequence fault simulation for synchronous sequential circuits
Industrial Technology Research Inst, Hsinchu, Taiwan
[J]. J Electron Test Theory Appl JETTA, 3 (267-277):
[49] Built-in test generation for synchronous sequential circuits
Pomeranz, I
Reddy, SM
[J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 421 - 426
[50] HySim: Hybrid fault simulation for synchronous sequential circuits
Kim, K
Saluja, KK
[J]. VLSI DESIGN, 1996, 4 (03) : 181 - 197

← 1 2 3 4 5 →