HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS

被引：0
|
作者：
SERVIT, M [1 ]
机构：
[1] CZECHOSLOVAK POLYTECH INST, ELECTROTECH FAC, DEPT COMP, PRAGUE, CZECHOSLOVAKIA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1975年 / C 24卷 / 03期
关键词：
D O I：
10.1109/T-C.1975.224211
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：305 / 310
页数：6
相关论文
共 50 条
  • [41] An efficient test relaxation technique for synchronous sequential circuits
    El-Maleh, A
    Al-Utaibi, K
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (06) : 933 - 940
  • [42] Built-in test generation for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 421 - 426
  • [43] Specification of synchronous sequential circuits using SDL and ObjectGEODE
    Kapus, T
    [J]. COMPUTER STANDARDS & INTERFACES, 2002, 24 (03) : 257 - 274
  • [44] ALGORITHM FOR STATE ASSIGNMENT OF SYNCHRONOUS SEQUENTIAL-CIRCUITS
    LALA, PK
    [J]. ELECTRONICS LETTERS, 1978, 14 (06) : 199 - 201
  • [45] Parallel sequence fault simulation for synchronous sequential circuits
    Kung, CP
    Lin, CS
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 267 - 277
  • [46] Serial diagnostic fault simulation for synchronous sequential circuits
    Chen, SC
    Jou, JM
    [J]. INTEGRATION-THE VLSI JOURNAL, 1997, 23 (02) : 157 - 170
  • [47] Accelerating Synchronous Sequential Circuits using an Adaptive Clock
    Mondal, Arijit
    Chakrabarti, P. P.
    Dasgupta, Pallab
    [J]. 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 176 - +
  • [48] Ant Colony Optimizations for Initialization of synchronous sequential circuits
    Hu, Xiaojing
    Song, Zhengxiang
    Wang, Jianhua
    Geng, Yingsan
    Shen, Wang
    [J]. IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 424 - 427
  • [49] HySim: Hybrid fault simulation for synchronous sequential circuits
    Kim, K
    Saluja, KK
    [J]. VLSI DESIGN, 1996, 4 (03) : 181 - 197
  • [50] On redundant path delay faults in synchronous sequential circuits
    Tekumalla, RC
    Menon, PR
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (03) : 277 - 282
12345