A NOVEL SIMULATION FOR THE OPTIMAL LAYOUT DESIGN OF HIGH-SPEED VLSI MOS CIRCUITS

被引:0
|
作者
LEUNG, YY
VAI, MK
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:123 / 125
页数:3
相关论文
共 50 条
  • [31] A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits
    Bisdounis, L
    Gouvetas, D
    Koufopavlou, O
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (06) : 599 - 613
  • [32] ESD PROTECTION - DESIGN AND LAYOUT ISSUES FOR VLSI CIRCUITS
    DUVVURY, C
    ROUNTREE, RN
    MCPHEE, RA
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1989, 25 (01) : 41 - 47
  • [33] Speed flexibility biomedical vision model using analog electronic circuits and VLSI layout design
    Department of Electrical and Electronic Engineering, Suzuka National College of Technology, Shiroko, Suzuka Mie 510-0294, Japan
    不详
    不详
    [J]. Lect. Notes Comput. Sci., PART 2 (697-704):
  • [34] OPTIMAL PLACEMENT FOR HIERARCHICAL VLSI LAYOUT DESIGN
    MIR, M
    IMAM, MH
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 25 (1-5): : 177 - 182
  • [35] Electromagnetic modelling and transient simulation of interconnects in high speed VLSI circuits
    Zhu, Z
    Hong, W
    Chen, Y
    Wang, Y
    [J]. IEE PROCEEDINGS-MICROWAVES ANTENNAS AND PROPAGATION, 1996, 143 (05) : 373 - 378
  • [36] Speed Flexibility Biomedical Vision Model Using Analog Electronic Circuits and VLSI Layout Design
    Kawaguchi, Masashi
    Suzuki, Shoji
    Jimbo, Takashi
    Ishii, Naohiro
    [J]. KNOWLEDGE-BASED AND INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT II, PROCEEDINGS, 2009, 5712 : 697 - +
  • [37] A CAD FRAMEWORK FOR SIMULATION AND OPTIMIZATION OF HIGH-SPEED VLSI INTERCONNECTIONS
    GRIFFITH, R
    CHIPROUT, E
    ZHANG, QJ
    NAKHLA, M
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1992, 39 (11): : 893 - 906
  • [38] Analysis and simulation of interconnects in high-speed integrated circuits
    Chowdhury, S.
    Daisun, Z.
    Bai, E.W.
    Lonngren, K.E.
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1991, 4 : 2379 - 2382
  • [39] Simulation of Electric Circuits Containing High-speed Switches
    Howe, R. M.
    [J]. 7TH INTERNATIONAL CONFERENCE ON SYSTEM SIMULATION AND SCIENTIFIC COMPUTING ASIA SIMULATION CONFERENCE 2008, VOLS 1-3, 2008, : 1001 - 1006
  • [40] FINE LINE MOS TECHNOLOGY FOR HIGH-SPEED INTEGRATED-CIRCUITS
    SMITH, GE
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1564 - 1564