A NOVEL SIMULATION FOR THE OPTIMAL LAYOUT DESIGN OF HIGH-SPEED VLSI MOS CIRCUITS

被引：0
|
作者：
LEUNG, YY
VAI, MK
机构：
来源：
PROCEEDINGS OF THE 1989 SUMMER COMPUTER SIMULATION CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：123 / 125
页数：3
相关论文
共 50 条
  • [21] DESIGN FOR A HIGH-SPEED MOS ASSOCIATIVE MEMORY
    LEA, RM
    [J]. ELECTRONICS LETTERS, 1972, 8 (15) : 391 - +
  • [22] VLSI design and implementation of a high-speed Viterbi decoder
    Li, Qing
    Deng, Yunsong
    Zeng, Xiaoyang
    Gu, Yehua
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2007, 44 (12): : 2143 - 2148
  • [23] Application of neural networks to EM-based simulation and optimization of interconnects in high-speed VLSI circuits
    Veluswami, A.
    Nakhla, M.S.
    Zhang, Q.-J.
    [J]. IEEE Transactions on Microwave Theory and Techniques, 1997, 45 (5 /2): : 712 - 723
  • [24] Effective buffer insertion of clock tree for high-speed VLSI circuits
    Wu, Bo
    Sherwani, Naveed
    [J]. Microelectronics Journal, 1992, 23 (04) : 291 - 300
  • [25] Performance analysis of high-speed MOS transistors with different layout styles
    López, P
    Oberst, M
    Neubauer, H
    Hauer, J
    Cabello, D
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3688 - 3691
  • [26] Analysis and reduction of capacitive coupling noise in high-speed VLSI circuits
    Heydari, P
    Pedram, M
    [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 104 - 109
  • [27] VLSI circuits for low-power high-speed asynchronous addition
    Perri, S
    Corsonello, P
    Cocorullo, G
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 608 - 613
  • [28] Effects of mode conversion on parasitic coupling in high-speed VLSI circuits
    Quéré, Y
    Le Gouguec, T
    Martin, PM
    Le Berre, D
    Huret, F
    [J]. SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 193 - 196
  • [29] VLSI design and implementation of high-speed Viterbi decoder
    You, YX
    Wang, JX
    Lai, FC
    Ye, YZ
    [J]. 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 64 - 68
  • [30] Optimal transistor tapering for high-speed CMOS circuits
    Ding, L
    Mazumder, P
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 708 - 713
12345