DESIGN FOR A HIGH-SPEED MOS ASSOCIATIVE MEMORY

被引：7
|
作者：
LEA, RM
机构：
来源：
ELECTRONICS LETTERS | 1972年 / 8卷 / 15期
关键词：
D O I：
10.1049/el:19720285
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
下载
收藏
页码：391 / +
页数：1
相关论文
共 50 条
  • [1] DESIGN FOR A LOW-COST HIGH-SPEED MOS ASSOCIATIVE MEMORY
    LEA, RM
    RADIO AND ELECTRONIC ENGINEER, 1975, 45 (04): : 177 - 182
  • [2] HIGH-SPEED MOS MEMORY
    IEDA, N
    YOSHIMURA, H
    ASAOKA, T
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1973, 21 (7-8): : 473 - 481
  • [3] LOW-COST HIGH-SPEED ASSOCIATIVE MEMORY
    LEA, RM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (03) : 179 - 181
  • [4] A FAULT-TOLERANT ASSOCIATIVE MEMORY WITH HIGH-SPEED OPERATION
    BERGH, H
    ENELAND, J
    LUNDSTROM, LE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 912 - 919
  • [5] DESIGN OF HIGH-SPEED BIPOLAR MEMORY LSI
    HOMMA, N
    INADACHI, M
    YAMAGUCHI, K
    KITSUKAWA, G
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1977, 60 (12): : 94 - 102
  • [6] HIGH-SPEED MOS MEMORIES
    SHULTZ, RM
    ELECTRONIC PRODUCTS MAGAZINE, 1972, 14 (10): : 70 - &
  • [7] A 9-KBIT ASSOCIATIVE MEMORY FOR HIGH-SPEED PARALLEL PROCESSING APPLICATIONS
    JONES, SR
    JALOWIECKI, IP
    HEDGE, SJ
    LEA, RM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) : 543 - 548
  • [8] Design of memory in high-speed data acquisition system
    Du, Guoliang
    Dian Zi Qi Jian/Journal of Electron Devices, 1996, 19 (04):
  • [9] HIGH-SPEED MOS GATE ARRAY
    NAKAYA, M
    TOMISAWA, O
    OHKURA, I
    NAKANO, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (04) : 730 - 735
  • [10] HIGH-SPEED MOS GATE ARRAY
    NAKAYA, M
    TOMISAWA, O
    OHKURA, I
    NAKANO, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) : 1665 - 1670
12345