Effective buffer insertion of clock tree for high-speed VLSI circuits

被引：0
|
作者：
Wu, Bo [1 ]
Sherwani, Naveed [1 ]
机构：
[1] Western Michigan Univ, Kalamazoo, United States
来源：
Microelectronics Journal | 1992年 / 23卷 / 04期
关键词：
Integrated Circuits; VLSI;
D O I：
10.1016/0026-2692(92)90026-W
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：291 / 300
相关论文
共 50 条
  • [1] HIGH-SPEED PARALLEL CRC CIRCUITS IN VLSI
    PEI, TB
    ZUKOWSKI, C
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1992, 40 (04) : 653 - 657
  • [2] Low-power clock-deskew buffer for high-speed digital circuits
    Liu, SI
    Lee, JH
    Tsao, HW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) : 554 - 558
  • [3] An automatic clock tree design system for high-speed VLSI designs: Planar clock routing with the treatment of obstacles
    Kim, H
    Zhou, D
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 258 - 261
  • [4] Automatic clock tree design system for high-speed VLSI designs: Planar clock routing with the treatment of obstacles
    Kim, Haksu
    Zhou, Dian
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 6
  • [5] A practical repeater insertion method in high speed VLSI circuits
    Culetu, J
    Amir, C
    MacDonald, J
    [J]. 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 392 - 395
  • [6] Capacitive coupling noise in high-speed VLSI circuits
    Heydari, P
    Pedram, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (03) : 478 - 488
  • [7] Interconnect mode conversion in high-speed VLSI circuits
    Quéré, Y
    LeGouguec, T
    Martin, PM
    Huret, F
    [J]. ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 265 - 270
  • [8] Design of high-speed clock and data recovery circuits
    Tan Kok-Siang
    Mohd-Shahiman Sulaiman
    Chuah Hean-Teik
    Manoj Sachdev
    [J]. Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
  • [9] Design of high-speed clock and data recovery circuits
    Kok-Siang, Tan
    Sulaiman, Mohd-Shahiman
    Hean-Teik, Chuah
    Sachdev, Manoj
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
  • [10] HIGH-SPEED CMOS I/O BUFFER CIRCUITS
    ISHIBE, M
    OTAKA, S
    TAKEDA, J
    TANAKA, S
    TOYOSHIMA, Y
    TAKATSUKA, S
    SHIMIZU, S
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 569 - 571
12345