Effective buffer insertion of clock tree for high-speed VLSI circuits

被引：0
|
作者：
Wu, Bo [1 ]
Sherwani, Naveed [1 ]
机构：
[1] Western Michigan Univ, Kalamazoo, United States
来源：
Microelectronics Journal | 1992年 / 23卷 / 04期
关键词：
Integrated Circuits; VLSI;
D O I：
10.1016/0026-2692(92)90026-W
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：291 / 300
相关论文
共 50 条
  • [41] HIGH-SPEED VIDEO INSERTION
    JANESS, DC
    [J]. PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1984, 497 : 68 - 72
  • [42] Effective power and ground distribution scheme for deep submicrion high speed VLSI circuits
    Zheng, LR
    Tenhunen, H
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 537 - 540
  • [43] Effective power and ground distribution scheme for deep submicron high speed VLSI circuits
    Zheng, L.-R.
    Tenhunen, H.
    [J]. Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [44] Effective Modeling and simulation of high-speed VLSI interconnects based on neural networks
    Zhou, Wei
    Chen, Xi
    Wang, Gaofeng
    Sun, Shilei
    [J]. DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2006, 13E : 1392 - 1396
  • [45] HIGH-SPEED COMMUNICATIONS CIRCUITS
    WILLIAMS, J
    [J]. EDN, 1991, 36 (23) : 233 - 241
  • [46] Package clock distribution design optimization for high-speed and low-power VLSI's
    Zhu, Q
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1997, 20 (01): : 56 - 63
  • [47] Effects of buffer insertion on the average/peak power ratio in CMOS VLSI digital circuits
    Acosta, Antonio J.
    Mora, Jose M.
    Castro, Javier
    Parra, Pilar
    [J]. VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
  • [48] High speed digital input buffer circuits
    Duvvada, Krishna
    Saxena, Vishal
    Baker, R. Jacob
    [J]. 2006 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, 2006, : 11 - +
  • [49] HIGH-SPEED INTERFACE BUFFER 2
    VANDERWALLE, JF
    [J]. ELECTRONICS & WIRELESS WORLD, 1986, 93 (1602): : 41 - 43
  • [50] A HIGH-SPEED BICMOS TRISTATE BUFFER
    KUO, JB
    LIAO, HJ
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (07): : 440 - 443
12345