A HIGH-SPEED BICMOS TRISTATE BUFFER

被引：3
|
作者：
KUO, JB
LIAO, HJ
机构：
[1] Department of Electrical Engineering, National Taiwan University
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1993年 / 40卷 / 07期
关键词：
D O I：
10.1109/82.238372
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a high-speed BiCMOS tristate buffer with a simple bipolar device pull-up structure for driving a large capacitive load. According to SPICE simulation results, the BiCMOS tristate buffer, which occupies about an identical area, has a 2X improvement in delay time as compared to the CMOS tristate buffer.
引用
下载
收藏
页码：440 / 443
页数：4
相关论文
共 50 条
  • [1] A high speed and low voltage BiCMOS tristate buffer with positive and negative charge pump
    Suriyaammaranon, C
    Dejhan, K
    Cheevasuvit, F
    Soonyeekan, C
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 11 - 14
  • [2] HIGH-SPEED BUFFER
    PIKALOV, MG
    ALEINIKOV, VL
    KULIK, OV
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1993, 36 (05) : 711 - 715
  • [3] A low voltage tristate buffer with complementary BiCMOS charge pump
    Suriyaamaranon, CP
    Dejhan, KC
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (07): : 1781 - 1787
  • [4] HIGH-SPEED SUBMICRON BICMOS MEMORY
    TAKADA, M
    NAKAMURA, K
    YAMAZAKI, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (03) : 497 - 505
  • [5] BiCMOS domino: a novel high-speed dynamic BiCMOS logic
    Menon, SM
    Jayasumana, AP
    Malaiya, YK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (02) : 177 - 189
  • [6] HIGH-SPEED INTERFACE BUFFER
    VANDERWALLE, JF
    ELECTRONICS & WIRELESS WORLD, 1986, 93 (1601): : 71 - 74
  • [7] WELL - OPTIMIZATION FOR HIGH-SPEED BICMOS TECHNOLOGIES
    KLOSE, H
    MEISTER, T
    HOFFMANN, B
    WENG, J
    PFAFFEL, B
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 97 - 100
  • [8] High-Speed SiGe BiCMOS Technologies and Circuits
    Mai A.
    Garcia Lopez I.
    Rito P.
    Nagulapalli R.
    Awny A.
    Elkhouly M.
    Eissa M.
    Ko M.
    Malignaggi A.
    Kucharski M.
    Ng H.J.
    Schmalz K.
    Kissinger D.
    International Journal of High Speed Electronics and Systems, 2017, 26 (1-2)
  • [9] BICMOS CIRCUIT TECHNOLOGY FOR A HIGH-SPEED SRAM
    DOUSEKI, T
    OHMORI, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 68 - 73
  • [10] BICMOS CIRCUIT TECHNOLOGY FOR HIGH-SPEED DRAMS
    WATANABE, S
    SAKUI, K
    FUSE, T
    HARA, T
    ARITOME, S
    HIEDA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (01) : 4 - 9
12345