A HIGH-SPEED BICMOS TRISTATE BUFFER

被引：3
|
作者：
KUO, JB
LIAO, HJ
机构：
[1] Department of Electrical Engineering, National Taiwan University
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1993年 / 40卷 / 07期
关键词：
D O I：
10.1109/82.238372
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a high-speed BiCMOS tristate buffer with a simple bipolar device pull-up structure for driving a large capacitive load. According to SPICE simulation results, the BiCMOS tristate buffer, which occupies about an identical area, has a 2X improvement in delay time as compared to the CMOS tristate buffer.
引用
下载
收藏
页码：440 / 443
页数：4
相关论文
共 50 条
  • [31] A High-Speed and High-Linearity BiCMOS Optically Coupled Isolation Amplifier
    Li, Shuhan
    Yang, Ning
    Cheng, Li
    Zhang, Shenghua
    INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS, PTS 1-4, 2013, 241-244 : 2200 - +
  • [32] HIGH-SPEED CMOS I/O BUFFER CIRCUITS
    ISHIBE, M
    OTAKA, S
    TAKEDA, J
    TANAKA, S
    TOYOSHIMA, Y
    TAKATSUKA, S
    SHIMIZU, S
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 569 - 571
  • [33] Adaptive Buffer Capture and Storage for High-Speed Cameras
    Hong, Zhonghua
    Sun, Shihao
    Tong, Xiaohua
    Zhou, Ruyan
    Pan, Haiyan
    Zhang, Yun
    Han, Yanling
    Wang, Jing
    Yang, Shuhu
    Ma, Zhenling
    IEEE ACCESS, 2023, 11 : 14550 - 14562
  • [34] HIGH-SPEED CMOS I/O BUFFER CIRCUITS
    ISHIBE, M
    OTAKA, S
    TAKEDA, J
    TANAKA, S
    TOYOSHIMA, Y
    TAKATSUKA, S
    SHIMIZU, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 671 - 673
  • [35] Receiving Buffer Adaptation for High-Speed Data Transfer
    Liu, Hao
    Zhang, Yaoxue
    Zhou, Yuezhi
    Fu, Xiaoming
    Yang, Laurence T.
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (11) : 2278 - 2291
  • [36] ANALOG BUFFER MEMORY FOR HIGH-SPEED RATE CONVERSION
    MANES, GF
    TORTOLI, P
    GERLI, D
    ATZENI, C
    ELECTRONICS LETTERS, 1981, 17 (02) : 58 - 59
  • [37] DESIGNING A HYDRAULIC BUFFER BEARING FOR A HIGH-SPEED SHAFT
    GRODKO, LN
    RUSSIAN ENGINEERING JOURNAL, 1978, 58 (02): : 31 - 33
  • [38] BICMOS NONTHRESHOLD LOGIC FOR HIGH-SPEED LOW-POWER APPLICATIONS
    BELLAOUAR, A
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) : 1165 - 1167
  • [39] Low-power BiCMOS circuits for high-speed interchip communication
    Intel Corp, Portland, United States
    IEEE J Solid State Circuits, 4 (604-609):
  • [40] BICMOS DYNAMIC FULL ADDER CIRCUIT FOR HIGH-SPEED PARALLEL MULTIPLIERS
    CHEN, HP
    LIAO, HJ
    KUO, JB
    ELECTRONICS LETTERS, 1992, 28 (12) : 1124 - 1126
12345