A NOVEL SIMULATION FOR THE OPTIMAL LAYOUT DESIGN OF HIGH-SPEED VLSI MOS CIRCUITS

被引：0
|
作者：
LEUNG, YY
VAI, MK
机构：
来源：
PROCEEDINGS OF THE 1989 SUMMER COMPUTER SIMULATION CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：123 / 125
页数：3
相关论文
共 50 条
  • [41] Design of an efficient high-speed VLSI architecture for WLAN MODEM
    Ryu, S
    Eun, SY
    Sunwoo, MH
    [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1382 - 1385
  • [42] A VLSI design of a high-speed Reed-Solomon decoder
    Lee, HH
    [J]. 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 316 - 320
  • [43] A RAPID TURNAROUND DESIGN OF A HIGH-SPEED VLSI SEARCH PROCESSOR
    MATOBA, T
    LEE, KC
    HERMAN, GE
    MANSFIELD, WH
    [J]. INTEGRATION-THE VLSI JOURNAL, 1991, 10 (03) : 319 - 337
  • [44] Low-power, high-speed CMOS VLSI design
    Kuroda, T
    [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
  • [45] Physical Design Aware Comparison of Flip-Flops for High-Speed Energy-Efficient VLSI Circuits
    Alioto, Massimo
    Consoli, Elio
    Palumbo, Gaetano
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 62 - +
  • [46] Design of high-speed circuits for optical communication systems
    Razavi, B
    [J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 315 - 322
  • [47] Design of high-speed clock and data recovery circuits
    Kok-Siang, Tan
    Sulaiman, Mohd-Shahiman
    Hean-Teik, Chuah
    Sachdev, Manoj
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 52 (1-2) : 15 - 23
  • [48] Design of high-speed clock and data recovery circuits
    Tan Kok-Siang
    Mohd-Shahiman Sulaiman
    Chuah Hean-Teik
    Manoj Sachdev
    [J]. Analog Integrated Circuits and Signal Processing, 2007, 52 : 15 - 23
  • [49] Analysis and Characterization of Process/Layout Impacts on the Performance of High-Speed Analog Circuits
    Zhao, Long
    Zou, Feng
    Yang, Josh
    Tang, Tianshen
    Cheng, Yuhua
    [J]. 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 116 - 119
  • [50] Timed circuits: A new paradigm for high-speed design
    Myers, CJ
    Belluomini, W
    Killpack, K
    Mercer, E
    Peskin, E
    Zheng, H
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 335 - 340
12345