A NOVEL SIMULATION FOR THE OPTIMAL LAYOUT DESIGN OF HIGH-SPEED VLSI MOS CIRCUITS

被引：0
|
作者：
LEUNG, YY
VAI, MK
机构：
来源：
PROCEEDINGS OF THE 1989 SUMMER COMPUTER SIMULATION CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：123 / 125
页数：3
相关论文
共 50 条
  • [1] Equidistance routing in high-speed VLSI layout design
    Kubo, Y
    Miyashita, H
    Kajitani, Y
    Tateishi, K
    [J]. INTEGRATION-THE VLSI JOURNAL, 2005, 38 (03) : 439 - 449
  • [2] OPTIMIZED ESD PROTECTION CIRCUITS FOR HIGH-SPEED MOS VLSI
    FUJISHIN, E
    GARRETT, K
    LEVIS, MP
    MOTTA, RF
    HARTRANFT, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 594 - 596
  • [3] METAL METAL MATRIX (M3) FOR HIGH-SPEED MOS VLSI LAYOUT
    KANG, SM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 886 - 891
  • [4] HIGH-SPEED PARALLEL CRC CIRCUITS IN VLSI
    PEI, TB
    ZUKOWSKI, C
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1992, 40 (04) : 653 - 657
  • [5] Layout parasitic limitations in high-speed circuits
    Albina, C. M.
    Hackl, G.
    [J]. 2006 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, 2007, : 375 - +
  • [6] Capacitive coupling noise in high-speed VLSI circuits
    Heydari, P
    Pedram, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (03) : 478 - 488
  • [7] Interconnect mode conversion in high-speed VLSI circuits
    Quéré, Y
    LeGouguec, T
    Martin, PM
    Huret, F
    [J]. ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 265 - 270
  • [8] LAYOUT AID FOR THE DESIGN OF VLSI CIRCUITS
    AUERBACH, RA
    LIN, BW
    ELSAYED, EA
    [J]. COMPUTER-AIDED DESIGN, 1981, 13 (05) : 271 - 276
  • [9] Interconnect layout macromodelling and simulation in high speed circuits
    Kauffmann, N
    Konczykowska, A
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 125 - 128
  • [10] Design and verification of high-speed VLSI physical design
    Zhou, D
    Li, RM
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (02): : 147 - 165
12345