SYMMETRIZING A HESSENBERG MATRIX - DESIGNS FOR VLSI PARALLEL PROCESSOR ARRAYS

被引：0

作者：

KUMAR, FRK ^{[1
]}

SEN, SK ^{[1
]}

机构：

[1] INDIAN INST SCI,SUPERCOMP EDUC & RES CTR,BANGALORE 560012,KARNATAKA,INDIA

来源：

PROCEEDINGS OF THE INDIAN ACADEMY OF SCIENCES-MATHEMATICAL SCIENCES | 1995年 / 105卷 / 01期

关键词：

COMPLEXITY; EQUIVALENT SYMMETRICAL MATRIX; HESSENBERG MATRIX; SYMMETRIZER; SYSTOLIC ARRAY; VLSI PROCESSOR ARRAY;

D O I：

10.1007/BF02840591

中图分类号：

O1 [数学];

学科分类号：

0701 ; 070101 ;

摘要：

A symmetrizer of a nonsymmetric matrix A is the symmetric matrix X that satisfies the equation XA = A(t)X, where t indicates the transpose. A symmetrizer is useful in converting a nonsymmetric eigenvalue problem into a symmetric one which is relatively easy to solve and finds applications in stability problems in control theory and in the study of general matrices. Three designs based on VLSI parallel processor arrays are presented to compute a symmetrizer of a lower Hessenberg matrix. Their scope is discussed. The first one is the Leiserson systolic design while the remaining two, viz., the double pipe design and the fitted diagonal design are the derived versions of the first design with improved performance.

引用

页码：59 / 71

页数：13

共 50 条

[31] COMPUTER-AIDED MODELING AND EVALUATION OF RECONFIGURABLE VLSI PROCESSOR ARRAYS WITH VHDL
WANG, KC
KUO, SY
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (02) : 185 - 197
[32] RECONFIGURATION STRATEGIES FOR VLSI PROCESSOR ARRAYS AND TREES USING A MODIFIED DIOGENES APPROACH
BELKHALE, KP
BANERJEE, P
IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (01) : 83 - 96
[33] Recovering faulty processing elements to enhance reliability and lifecycle in VLSI processor arrays
Stroud, CE
Emmert, JM
Taylor, AM
IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE: 2001 IEEE AUTOTESTCON PROCEEDINGS, 2001, : 524 - 531
[34] A High Performance Parallel VLSI Design of Matrix Inversion
Wang, Kun
Li, Li
Pan, Hongbing
Feng, Fan
Yu, Xiao
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[35] Architecture of a stereo matching VLSI processor based on hierarchically parallel memory access
Hariyama, M
Sasaki, H
Kameyama, M
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 245 - 247
[36] Symbolic Parallelization of Loop Programs for Massively Parallel Processor Arrays
Teich, Juergen
Tanase, Alexandru
Hannig, Frank
PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 1 - 9
[37] Supporting Multitasking of Pipelined Computations on Embedded Parallel Processor Arrays
Syrivelis, Dimitris
Lalis, Spyros
2009 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW 2009), 2009, : 520 - 527
[38] Parallel reconfiguration algorithms for mesh-connected processor arrays
Wu, Jigang
Jiang, Guiyuan
Shen, Yuze
Lam, Siew-Kei
Sun, Jizhou
Srikanthan, Thambipillai
JOURNAL OF SUPERCOMPUTING, 2014, 69 (02): : 610 - 628
[39] OPTIMAL MATRIX MULTIPLICATION ON FAULT-TOLERANT VLSI ARRAYS
VARMAN, PJ
RAMAKRISHNAN, IV
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (02) : 278 - 283
[40] Integration of IR focal plane arrays with massively parallel processor
Esfandiari, P.
Koskey, P.
Vaccaro, K.
Buchwald, W.
Clark, F.
Krejca, B.
Rekeczky, C.
Zarandy, A.
INFRARED TECHNOLOGY AND APPLICATIONS XXXIV, PTS 1 AND 2, 2008, 6940

← 1 2 3 4 5 →