SYMMETRIZING A HESSENBERG MATRIX - DESIGNS FOR VLSI PARALLEL PROCESSOR ARRAYS

被引:0
|
作者
KUMAR, FRK [1 ]
SEN, SK [1 ]
机构
[1] INDIAN INST SCI,SUPERCOMP EDUC & RES CTR,BANGALORE 560012,KARNATAKA,INDIA
来源
PROCEEDINGS OF THE INDIAN ACADEMY OF SCIENCES-MATHEMATICAL SCIENCES | 1995年 / 105卷 / 01期
关键词
COMPLEXITY; EQUIVALENT SYMMETRICAL MATRIX; HESSENBERG MATRIX; SYMMETRIZER; SYSTOLIC ARRAY; VLSI PROCESSOR ARRAY;
D O I
10.1007/BF02840591
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
A symmetrizer of a nonsymmetric matrix A is the symmetric matrix X that satisfies the equation XA = A(t)X, where t indicates the transpose. A symmetrizer is useful in converting a nonsymmetric eigenvalue problem into a symmetric one which is relatively easy to solve and finds applications in stability problems in control theory and in the study of general matrices. Three designs based on VLSI parallel processor arrays are presented to compute a symmetrizer of a lower Hessenberg matrix. Their scope is discussed. The first one is the Leiserson systolic design while the remaining two, viz., the double pipe design and the fitted diagonal design are the derived versions of the first design with improved performance.
引用
收藏
页码:59 / 71
页数:13
相关论文
共 50 条
  • [21] ON AREA AND YIELD CONSIDERATIONS FOR FAULT-TOLERANT VLSI PROCESSOR ARRAYS
    KOREN, I
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (01) : 21 - 27
  • [22] HYPERGRAPH MODEL FOR FAULT-TOLERANT VLSI PROCESSOR ARRAYS.
    Rosenberg, Arnold L.
    IEEE Transactions on Computers, 1985, C-34 (06) : 578 - 584
  • [23] MINCED TREES, WITH APPLICATIONS TO FAULT-TOLERANT VLSI PROCESSOR ARRAYS
    CHUNG, FRK
    ROSENBERG, AL
    MATHEMATICAL SYSTEMS THEORY, 1986, 19 (01): : 1 - 12
  • [24] Design space exploration for massively parallel processor arrays
    Hannig, F
    Teich, J
    PARALLEL COMPUTING TECHNOLOGIES, 2001, 2127 : 51 - 65
  • [25] CONFLICT-FREE ACCESS OF ARRAYS IN A PARALLEL PROCESSOR
    LEE, DL
    WANG, YH
    SPAA 89: PROCEEDINGS OF THE 1989 ACM SYMPOSIUM ON PARALLEL ALGORITHMS AND ARCHITECTURES, 1989, : 313 - 317
  • [26] MODULAR FAULT TOLERANT VLSI PARALLEL PROCESSOR ARCHITECTURES WITH DYNAMIC REDUNDANCY
    RAYAPATI, VN
    MICROELECTRONICS AND RELIABILITY, 1990, 30 (02): : 213 - 236
  • [27] Parallel photonic acceleration processor for matrix-matrix multiplication
    Huang, Ying
    Yue, Hengsong
    Ma, Wei
    Zhang, Yiyuan
    Xiao, Yao
    Tang, Yong
    Tang, He
    Chu, Tao
    OPTICS LETTERS, 2023, 48 (12) : 3231 - 3234
  • [28] Silicon Optical Matrix Processor for Parallel Computing
    Yang, Lin
    Jia, Hao
    Ding, Jianfeng
    Zhang, Lei
    2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 791 - 791
  • [29] A PARALLEL ALGORITHM FOR THE REDUCTION OF A NONSYMMETRIC MATRIX TO BLOCK UPPER-HESSENBERG FORM
    BERRY, MW
    DONGARRA, JJ
    KIM, YB
    PARALLEL COMPUTING, 1995, 21 (08) : 1189 - 1211
  • [30] VLSI ARRAYS IMPLEMENTING PARALLEL LINE-DRAWING ALGORITHMS
    BEIU, V
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 342 : 241 - 247