共 50 条
- [41] Parallel reconfiguration algorithms for mesh-connected processor arrays The Journal of Supercomputing, 2014, 69 : 610 - 628
- [43] Architecture of a stereo matching VLSI processor based on hierarchically parallel memory access IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (07): : 1486 - 1491
- [45] Reconfigurable parallel VLSI co-processor for space robots using FPGA 2006 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-3, 2006, : 374 - +
- [48] PARALLEL MATRIX MULTIPLICATION ON AN ARRAY-LOGICAL PROCESSOR RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION, 1989, 399 : 72 - 78