A BURIED CONTACT PROCESS FOR VLSI

被引：0
|
作者：
SZETO, R
FU, HS
CHIU, K
MANOLIU, J
机构：
[1] FAIRCHILD CAMERA & INSTRUMENT CORP,PALO ALTO,CA 94304
[2] HEWLETT PACKARD CO,PALO ALTO,CA 94304
来源：
JOURNAL OF THE ELECTROCHEMICAL SOCIETY | 1982年 / 129卷 / 08期
关键词：
D O I：
暂无
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
引用
收藏
页码：C327 / C327
页数：1
相关论文
共 50 条
  • [1] SELECTIVELY IMPLANTED BURIED OXIDE (SIBO) PROCESS FOR VLSI APPLICATIONS
    RATNAM, P
    [J]. ELECTRONICS LETTERS, 1987, 23 (24) : 1316 - 1317
  • [2] Simplified buried contact solar cell process
    Wenham, SR
    Honsberg, CB
    Edmiston, S
    Koschier, L
    Fung, A
    Green, MA
    Ferrazza, F
    [J]. CONFERENCE RECORD OF THE TWENTY FIFTH IEEE PHOTOVOLTAIC SPECIALISTS CONFERENCE - 1996, 1996, : 389 - 392
  • [3] SELF-ALIGNED CONTACT PROCESS FOR MANUFACTURING VLSI CIRCUITS
    KHAN, MK
    GODEJAHN, GC
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1979, 126 (08) : C371 - C371
  • [4] OPTIMIZATION OF THE BURIED CHANNEL FOR VLSI CCDS
    CHATTERJEE, PK
    TAYLOR, GW
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1979, 126 (03) : C123 - C123
  • [5] A neural network model of a contact plasma etch process for VLSI production
    Rietman, EA
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (01) : 95 - 100
  • [6] A SELF-ALIGNED CONTACT MOS PROCESS FOR FABRICATING VLSI CIRCUITS
    KHAN, MK
    GODEJAHN, GC
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (06) : 1333 - 1335
  • [7] PROCESS OPTIMISATION FOR COLOURED LASER GROOVED BURIED CONTACT SOLAR CELLS
    Devenport, S.
    Roberts, S.
    Heasman, K. C.
    Cole, A.
    Tregurtha, D.
    Bruton, T. M.
    [J]. PVSC: 2008 33RD IEEE PHOTOVOLTAIC SPECIALISTS CONFERENCE, VOLS 1-4, 2008, : 414 - 417
  • [8] CMOS ON BURIED NITRIDE - A VLSI SOI TECHNOLOGY
    ZIMMER, G
    VOGT, H
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1515 - 1520
  • [9] A COMPARISON OF BURIED CHANNEL AND SURFACE CHANNEL MOSFETS FOR VLSI
    NGUYEN, TN
    PLUMMER, JD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) : 1663 - 1664
  • [10] OPTIMIZATION IN RESOLVING THE BURIED LINE POTENTIAL OF VLSI CIRCUITS
    ROCHE, FM
    BARILLE, R
    [J]. ELECTRONICS LETTERS, 1993, 29 (05) : 476 - 477
12345