A BURIED CONTACT PROCESS FOR VLSI

被引：0

|

作者：

SZETO, R

FU, HS

CHIU, K

MANOLIU, J

机构：

[1] FAIRCHILD CAMERA & INSTRUMENT CORP,PALO ALTO,CA 94304

[2] HEWLETT PACKARD CO,PALO ALTO,CA 94304

来源：

JOURNAL OF THE ELECTROCHEMICAL SOCIETY | 1982年 / 129卷 / 08期

关键词：

D O I：

暂无

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

引用

收藏

页码：C327 / C327

页数：1

相关论文

共 50 条

[21] PROCESS AND DEVICE MODELING FOR VLSI
SELBERHERR, S
[J]. MICROELECTRONICS RELIABILITY, 1984, 24 (02) : 225 - 257
[22] PEPPER - A PROCESS SIMULATOR FOR VLSI
MULVANEY, BJ
RICHARDSON, WB
CRANDLE, TL
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (04) : 336 - 349
[23] MANAGING THE VLSI DESIGN PROCESS
CHIUEH, TCF
KATZ, RH
KING, V
[J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 492 : 183 - 199
[24] VLSI DEVICE AND PROCESS TECHNOLOGIES
ABE, H
[J]. NEC RESEARCH & DEVELOPMENT, 1991, 32 (02): : 179 - 186
[25] MO-TIW CONTACT FOR VLSI APPLICATIONS
KIM, MJ
BROWN, DM
COHEN, SS
PIACENTE, P
GOROWITZ, B
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (07) : 1328 - 1333
[26] REFLOW MECHANISMS OF CONTACT VIAS IN VLSI PROCESSING
LEVY, RA
NASSAU, K
[J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (07) : 1417 - 1424
[27] PLANARIZED CONTACT PROCESS FOR SUB-MICRON VLSI DEVICES USING RESIST ETCH BACK OF CVD TUNGSTEN
LIAO, D
PATTERSON, L
SIVARAM, S
SUH, K
[J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (08) : C360 - C360
[28] PROCESS OF DETERIORATION OF BURIED WOOD
SAKAI, H
[J]. MOKUZAI GAKKAISHI, 1991, 37 (04): : 363 - 369
[29] OPTIMIZING PROCESS PARAMETERS IN VLSI MOS PROCESS TECHNOLOGY
AGATSUMA, T
[J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (08) : C330 - C330
[30] Advanced buried contact solar cell structure
Cho, YH
Ebong, AU
Cho, EC
Kim, DS
Lee, SH
[J]. SOLAR ENERGY MATERIALS AND SOLAR CELLS, 1997, 48 (1-4) : 173 - 177

← 1 2 3 4 5 →