Modeling and simulation of a dual-material asymmetric heterodielectric-gate TFET

被引:0
|
作者
I. Vivek Anand
T. S. Arun Samuel
P. Vimala
机构
[1] National Engineering College,Department of ECE
[2] Dayananda Sagar College of Engineering,Department of ECE
来源
关键词
Asymmetric gate; Leakage current; Band-to-band tunneling; ON current;
D O I
暂无
中图分类号
学科分类号
摘要
Analytical modeling of a dual-material asymmetric heterodielectric-gate tunnel field-effect transistor (FET) is carried out based on the Poisson equation and parabolic approximation techniques. An asymmetric gate with two materials having different work functions is used to eliminate the influence of the OFF-current (leakage current) and short-channel effects in the device. The lengths of metal 1 and metal 2 are taken to be 10 nm and 10 nm, respectively, and the device performance is analyzed. Expressions for the surface potential, electric field, and drain current are obtained by using a two-dimensional (2D) mathematical model, whose results are compared with those obtained using the Silvaco technology computer-aided design (TCAD) simulator, revealing good agreement. The proposed dual-material asymmetric gate tunnel FET produces an improved ON-current of 10−5 A/µm and a decreased OFF current of 10−10 A/µm, with an ON/OFF ratio of 105.
引用
收藏
页码:1450 / 1462
页数:12
相关论文
共 50 条
  • [1] Modeling and simulation of a dual-material asymmetric heterodielectric-gate TFET
    Vivek Anand, I.
    Arun Samuel, T. S.
    Vimala, P.
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1450 - 1462
  • [2] Noise Distortion Analysis of the Designed Heterodielectric Dual-Material Gate Dopingless Nanowire FET
    Nibha Kumari
    Ashish Raman
    Deepti Kakkar
    Sarabdeep Singh
    Naveen Kumar
    [J]. Journal of Electronic Materials, 2023, 52 : 3253 - 3263
  • [3] Noise Distortion Analysis of the Designed Heterodielectric Dual-Material Gate Dopingless Nanowire FET
    Kumari, Nibha
    Raman, Ashish
    Kakkar, Deepti
    Singh, Sarabdeep
    Kumar, Naveen
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (05) : 3253 - 3263
  • [4] Vertical Tunneling Based Dual-material Double-gate TFET
    Singh, Km Sucheta
    Kumar, Satyendra
    Nigam, Kaushal
    [J]. 2021 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, AND INTELLIGENT SYSTEMS (ICCCIS), 2021, : 900 - 904
  • [5] Analytical modeling of asymmetric hetero-dielectric engineered dual-material DG-TFET
    Dinesh Kumar Dash
    Priyanka Saha
    Subir Kumar Sarkar
    [J]. Journal of Computational Electronics, 2018, 17 : 181 - 191
  • [6] Analytical modeling of asymmetric hetero-dielectric engineered dual-material DG-TFET
    Dash, Dinesh Kumar
    Saha, Priyanka
    Sarkar, Subir Kumar
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (01) : 181 - 191
  • [7] Asymmetric halo and symmetric Single-Halo Dual-Material Gate and Double-Halo Dual-Material Gate n-MOSFETs characteristic parameter modeling
    Sarkar, Angsuman
    De, Swapnadip
    Sarkar, Chandan Kumar
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2013, 26 (01) : 41 - 55
  • [8] Digital Performance Assessment of the Dual-Material Gate GaAs/InAs/Ge Junctionless TFET
    Vadizadeh, Mahdi
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1986 - 1991
  • [9] Analytical modeling analysis and simulation study of dual material gate underlap dopingless TFET
    Jain, Garima
    Sawhney, Ravinder Singh
    Kumar, Ravinder
    Wadhwa, Girish
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2021, 153
  • [10] Design and Analysis of a Novel Asymmetric Source Dual-Material DG-TFET with Germanium Pocket
    Kaur, Arashpreet
    Saini, Gaurav
    [J]. SILICON, 2023, 15 (06) : 2889 - 2900