Modeling and simulation of a dual-material asymmetric heterodielectric-gate TFET

被引:0
|
作者
I. Vivek Anand
T. S. Arun Samuel
P. Vimala
机构
[1] National Engineering College,Department of ECE
[2] Dayananda Sagar College of Engineering,Department of ECE
来源
关键词
Asymmetric gate; Leakage current; Band-to-band tunneling; ON current;
D O I
暂无
中图分类号
学科分类号
摘要
Analytical modeling of a dual-material asymmetric heterodielectric-gate tunnel field-effect transistor (FET) is carried out based on the Poisson equation and parabolic approximation techniques. An asymmetric gate with two materials having different work functions is used to eliminate the influence of the OFF-current (leakage current) and short-channel effects in the device. The lengths of metal 1 and metal 2 are taken to be 10 nm and 10 nm, respectively, and the device performance is analyzed. Expressions for the surface potential, electric field, and drain current are obtained by using a two-dimensional (2D) mathematical model, whose results are compared with those obtained using the Silvaco technology computer-aided design (TCAD) simulator, revealing good agreement. The proposed dual-material asymmetric gate tunnel FET produces an improved ON-current of 10−5 A/µm and a decreased OFF current of 10−10 A/µm, with an ON/OFF ratio of 105.
引用
收藏
页码:1450 / 1462
页数:12
相关论文
共 50 条
  • [21] Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET
    Verma, Priyanka
    Nigam, Kaushal
    Kumar, Satyendra
    [J]. APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2022, 128 (11):
  • [22] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Samantha Lubaba Noor
    Samia Safa
    Md. Ziaur Rahman Khan
    [J]. Journal of Computational Electronics, 2016, 15 : 763 - 769
  • [23] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Noor, Samantha Lubaba
    Safa, Samia
    Khan, Md. Ziaur Rahman
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 763 - 769
  • [24] Modeling and Analysis of a Front High-k gate stack Dual-Material Tri-gate Schottky Barrier Silicon-on-Insulator MOSFET with a Dual-Material Bottom Gate
    Pritha Banerjee
    Subir Kumar Sarkar
    [J]. Silicon, 2019, 11 : 513 - 519
  • [25] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Kumar, Satyendra
    Singh, Km. Sucheta
    Nigam, Kaushal
    Tikkiwal, Vinay Anand
    Chandan, Bandi Venkata
    [J]. APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2019, 125 (05):
  • [26] Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance
    Satyendra Kumar
    Km. Sucheta Singh
    Kaushal Nigam
    Vinay Anand Tikkiwal
    Bandi Venkata Chandan
    [J]. Applied Physics A, 2019, 125
  • [27] Simulation Study on A New Dual-Material Nanowire MOS Surrounding-Gate Transistor
    Zhou, Wang
    Zhang, Lining
    Xu, Yiwen
    Chen, Lin
    He, Frank
    [J]. INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 189 - +
  • [28] Performance Analysis of Dual-Material Gate SOI MOSFET
    Liu, Hongxia
    Kuang, Qianwei
    Luan, Suzhen
    Hao, Yue
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 63 - +
  • [29] Analog Performance of Dual-Material Gate InGaAs MOSFETs
    Tewari, Suchismita
    Biswas, Abhijit
    Mallik, Abhijit
    [J]. 2012 INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2012,
  • [30] A NOVEL BULK-FINFET WITH DUAL-MATERIAL GATE
    Hong, Yang
    Guo, Yufeng
    Yang, Hui
    Yao, Jiafei
    Zhang, Jun
    Ji, Xincun
    [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,