Performance Analysis of Dual-Material Gate SOI MOSFET

被引：2
|
作者：
Liu, Hongxia [1 ]
Kuang, Qianwei [1 ]
Luan, Suzhen [1 ]
Hao, Yue [1 ]
机构：
[1] Xidian Univ, Sch Microelect, Xian, Peoples R China
来源：
2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009) | 2009年
基金：
中国国家自然科学基金;
关键词：
SOI MOSFET; dual material gates (DMG); high k dielectric; drain-induced barrier lowering (DIBL); short-channel effect (SCE); HIGH-K; DIELECTRICS;
D O I：
10.1109/EDSSC.2009.5394188
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a novel device structure called dual-material gate SOI MOSFET (DMG SOI MOSFET) is proposed to restrain drain-induced barrier lowering (DIBL) and short-channel effect (SCE) for the advanced nanometer process. The analytical threshold voltage model of novel structure device is presented, and the electrical characteristics are analyzed. The DMG SOI MOSFET with high k dielectric shows better performance in suppressing DIBL and enhancing carrier transport efficiency than the conventional SOT MOSFET. The DIBL is reduced with increasing dielectric constant. The analytical threshold voltage model is in good agreement with the two-dimensional device simulator ISE.
引用
收藏
页码：63 / +
页数：2
相关论文
共 50 条
  • [1] A single-halo dual-material gate SOI MOSFET
    Li, Zunchao
    Jiang, Yaolin
    Zhang, Lili
    [J]. 2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, : 66 - +
  • [2] Dual-Material Double-Gate SOI n-MOSFET: Gate Misalignment Analysis
    Sharma, Rupendra Kumar
    Gupta, Ritesh
    Gupta, Mridula
    Gupta, R. S.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (06) : 1284 - 1291
  • [3] Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET
    Chaudhry, A
    Kumar, MJ
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) : 1463 - 1467
  • [4] Performance Analysis of a Front High-K Gate Stack Dual-Material Tri-gate SON MOSFET
    Banerjee, Pritha
    Sarkar, Anup
    Dash, Dinesh Kumar
    Sarkar, Subir Kumar
    [J]. ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 69 - 77
  • [5] Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
    SuZhen Luan
    HongXia Liu
    RenXu Jia
    [J]. Science in China Series E: Technological Sciences, 2009, 52 : 2400 - 2405
  • [6] Dual material gate SOI MOSFET with a single halo
    Li, Zunchao
    Jiang, Yaolin
    Wu, Jianmin
    [J]. Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (03): : 327 - 331
  • [7] Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
    Luan SuZhen
    Liu HongXia
    Jia RenXu
    [J]. SCIENCE IN CHINA SERIES E-TECHNOLOGICAL SCIENCES, 2009, 52 (08): : 2400 - 2405
  • [8] Performance investigations of novel dual-material gate(DMG) MOSFET with dielectric pockets(DP)
    LUAN SuZhen
    [J]. Science China Technological Sciences, 2009, 52 (08) : 2400 - 2405
  • [9] Modeling and Analysis of a Front High-k gate stack Dual-Material Tri-gate Schottky Barrier Silicon-on-Insulator MOSFET with a Dual-Material Bottom Gate
    Banerjee, Pritha
    Sarkar, Subir Kumar
    [J]. SILICON, 2019, 11 (01) : 513 - 519
  • [10] A Graded Channel Dual-Material Gate Junctionless MOSFET for Analog Applications
    Pathak, Varsha
    Saini, Gaurav
    [J]. 6TH INTERNATIONAL CONFERENCE ON SMART COMPUTING AND COMMUNICATIONS, 2018, 125 : 825 - 831
12345