Noise Distortion Analysis of the Designed Heterodielectric Dual-Material Gate Dopingless Nanowire FET

被引:4
|
作者
Kumari, Nibha [1 ]
Raman, Ashish [1 ]
Kakkar, Deepti [1 ]
Singh, Sarabdeep [2 ]
Kumar, Naveen [1 ]
机构
[1] Dr B R Ambedkar Natl Inst Technol, Jalandhar, Punjab, India
[2] Model Inst Engn & Technol, Jammu, Jammu & Kashmir, India
关键词
Dual material gate; heterodielectric; silicon nanowire; dopingless; noise variation; ENHANCED ANALOG PERFORMANCE; FIELD-EFFECT TRANSISTOR; JUNCTIONLESS TRANSISTOR; MOSFET; IMPACT; ARCHITECTURE; DEVICES; MODEL;
D O I
10.1007/s11664-023-10288-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The dopingless nanowire (NW) field-effect transistor (FET) has been discovered as a remedy to low drive current problems of junctionless NWFET. To complete the state-of-the-art devices, an improved technique is needed for enhancing the performance of dopingless NWFET. One such structure with improved characteristics of dopingless NWFET is proposed in this paper and termed a dual-material heterodielectric dopingless NWFET (DM-HDNWFET). We demonstrate the performance improvement of the proposed DM-HDNWFET by comparing its results with those of conventional dual-material gate NWFET. Performance improvements, in terms of drive current, transconductance, and transconductance gain factor, are observed for the proposed structure. By incorporating dual-material at the gate and heterodielectric as oxide, this structure paves the way for further enhancing the capabilities of conventional dopingless configurations. The optimization of the proposed structure is also carried out in this study along with in-depth noise analysis. The noise analysis for the proposed structure is carried out by studying parameters like the noise figure (NF), real impedance (Z(0)), auto-correlation function (ACF), and cross-correlation function, and evaluating their behavior towards variation in the lengths of the high-k dielectric, gate 1, and gate 2. The noise analysis shows the capability of this structure to be used efficiently in communication applications.
引用
收藏
页码:3253 / 3263
页数:11
相关论文
共 50 条
  • [1] Noise Distortion Analysis of the Designed Heterodielectric Dual-Material Gate Dopingless Nanowire FET
    Nibha Kumari
    Ashish Raman
    Deepti Kakkar
    Sarabdeep Singh
    Naveen Kumar
    [J]. Journal of Electronic Materials, 2023, 52 : 3253 - 3263
  • [2] Modeling and simulation of a dual-material asymmetric heterodielectric-gate TFET
    I. Vivek Anand
    T. S. Arun Samuel
    P. Vimala
    [J]. Journal of Computational Electronics, 2020, 19 : 1450 - 1462
  • [3] Modeling and simulation of a dual-material asymmetric heterodielectric-gate TFET
    Vivek Anand, I.
    Arun Samuel, T. S.
    Vimala, P.
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1450 - 1462
  • [4] A Junctionless Nanowire Transistor With a Dual-Material Gate
    Lou, Haijun
    Zhang, Lining
    Zhu, Yunxi
    Lin, Xinnan
    Yang, Shengqi
    He, Jin
    Chan, Mansun
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1829 - 1836
  • [5] Linearity Analysis of Gate Engineered Dopingless And Junctionless Silicon Nanowire FET
    Singh, Sarabdeep
    Raman, Ashish
    Kumar, Naveen
    Ranjan, Ravi
    Shekhar, Deep
    Anand, Sunny
    [J]. 2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 215 - 219
  • [6] Dopingless Tunnel FET with a Hetero-Material Gate: Design and Analysis
    Ram, M. Saketh
    Abdi, Dawit Burusie
    [J]. 2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,
  • [7] A Numerical Study on Graphene Nanoribbon Heterojunction Dual-Material Gate Tunnel FET
    Lv, Yawei
    Huang, Qijun
    Wang, Hao
    Chang, Sheng
    He, Jin
    [J]. IEEE ELECTRON DEVICE LETTERS, 2016, 37 (10) : 1354 - 1357
  • [8] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Samantha Lubaba Noor
    Samia Safa
    Md. Ziaur Rahman Khan
    [J]. Journal of Computational Electronics, 2016, 15 : 763 - 769
  • [9] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Noor, Samantha Lubaba
    Safa, Samia
    Khan, Md. Ziaur Rahman
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 763 - 769
  • [10] Performance Analysis of Dual-Material Gate SOI MOSFET
    Liu, Hongxia
    Kuang, Qianwei
    Luan, Suzhen
    Hao, Yue
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 63 - +