Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption

被引:0
|
作者
Michiko Inoue
Emil Gizdarski
Hideo Fujiwara
机构
[1] Nara Institute of Science and Technology,Graduate School of Information Science
[2] University of Rousse,Department of Computer Systems
来源
关键词
test generation; combinational circuit; sequential circuit; balanced structure; internally balanced structure;
D O I
暂无
中图分类号
学科分类号
摘要
We show that the test generation problem for all single stuck-at faults in sequential circuits with internally balanced structures can be reduced into the test generation problem for single stuck-at faults in combinational circuits. In our previous work, we introduced internally balanced structures as a class of sequential circuits with the combinational test generation complexity. However, single stuck-at faults on some primary inputs, called separable primary inputs, corresponded to multiple stuck-at faults in a transformed combinational circuit. In this paper, we resolve this problem. We show how to generate a test sequence and identify undetectability for single stuck-at faults on separable primary inputs.
引用
收藏
页码:55 / 62
页数:7
相关论文
共 50 条
  • [21] A new class of sequential circuits with acyclic test generation complexity
    Ooi, Chia Yee
    Fujiwara, Hideo
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 425 - 431
  • [22] Test generation and site of fault for combinational circuits using logic Petri nets
    Jui-I Tsai
    Ching-Cheng Teng
    Ching-Hung Lee
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 91 - +
  • [23] Circuits Admitting Single-Fault Tests of Length 1 under Constant Faults at Outputs of Elements
    Borodina, Yu. V.
    [J]. MOSCOW UNIVERSITY MATHEMATICS BULLETIN, 2008, 63 (05) : 202 - 204
  • [24] Acceleration of transition test generation for acyclic sequential circuits utilizing constrained combinational stuck-at test generation
    Iwagaki, T
    Ohtake, S
    Fujiwara, H
    [J]. ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 48 - 53
  • [25] Test generation for sequential circuits under IDDQ testing
    Maeda, T
    Higami, Y
    Kinoshita, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07): : 689 - 696
  • [26] A fuzzy test generation algorithm for combinational circuits
    Liu, XD
    Zhang, YG
    Sun, SH
    [J]. ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 1129 - 1130
  • [27] Fault simulation based test generation for combinational circuits using dynamically selected subcircuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 412 - 417
  • [28] New approach to test generation for combinational circuits
    Zhao, Chun-Hui
    Hou, Yan-Li
    Hu, Jia-Wei
    Lan, Hai-Yan
    [J]. Journal of Harbin Institute of Technology (New Series), 2009, 16 (01) : 61 - 65
  • [29] FAULT COVERAGE IMPROVEMENT AND TEST VECTOR GENERATION FOR COMBINATIONAL CIRCUITS USING SPECTRAL ANALYSIS
    Ahmady, Mehrnaz
    Sayedi, Sayed Masood
    [J]. 2012 25TH IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2012,
  • [30] FAULT SIMULATION AND TEST-GENERATION IN COMBINATIONAL-CIRCUITS USING ATOMIC DIGRAPHS
    VILLAR, E
    BRACHO, S
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1985, 59 (04) : 461 - 470