FAULT SIMULATION AND TEST-GENERATION IN COMBINATIONAL-CIRCUITS USING ATOMIC DIGRAPHS

被引：0

|

作者：

VILLAR, E

BRACHO, S

机构：

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1985年 / 59卷 / 04期

关键词：

D O I：

10.1080/00207218508920717

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：461 / 470

页数：10

相关论文

共 50 条

[1] TEST-GENERATION FOR CYCLIC COMBINATIONAL-CIRCUITS
RAHUNATHAN, A
ASHAR, P
MALIK, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (11) : 1408 - 1414
[2] INTELLIGENT BACKTRACKING IN TEST-GENERATION FOR COMBINATIONAL-CIRCUITS
ZENG, WB
WEI, DZ
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 48 - 51
[3] TEST-GENERATION FOR LARGE-SCALE COMBINATIONAL-CIRCUITS BY USING PROLOG
TOHMA, Y
GOTO, K
LECTURE NOTES IN COMPUTER SCIENCE, 1988, 315 : 298 - 312
[4] FAST TEST-GENERATION FOR M-LOGIC COMBINATIONAL-CIRCUITS
TABAKOW, IG
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (01) : 57 - 62
[5] COMPLETE TEST-GENERATION METHOD FOR ALL STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
GURAN, H
HALICI, U
INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (05) : 657 - 666
[6] SWITEST - A SWITCH-LEVEL TEST-GENERATION SYSTEM FOR CMOS COMBINATIONAL-CIRCUITS
LEE, KJ
NJINDA, CA
BREUER, MA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (05) : 625 - 637
[7] NEST - A NONENUMERATIVE TEST-GENERATION METHOD FOR PATH DELAY FAULTS IN COMBINATIONAL-CIRCUITS
POMERANZ, I
REDDY, SM
UPPALURI, P
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1505 - 1515
[8] ON THE ACCELERATION OF FAULT SIMULATION IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
SCHULZ, MH
AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1986, 40 (06): : 355 - 362
[9] IMPLEMENTATION OF FAULT SIMULATION AND TESTING OF COMBINATIONAL-CIRCUITS
MITRA, S
SAHA, B
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (05) : 665 - 678
[10] ACCELERATED FAULT SIMULATION AND FAULT GRADING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
SCHULZ, MH
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 704 - 712

← 1 2 3 4 5 →