共 50 条
- [24] Fault simulation based test generation for combinational circuits using dynamically selected subcircuits Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 412 - 417
- [28] A STUCK FAULT MODEL FOR DYNAMIC CMOS COMBINATIONAL-CIRCUITS MICROELECTRONICS AND RELIABILITY, 1991, 31 (2-3): : 407 - 427