Performance Analysis of HfO2-SiO2 Stacked Oxide Quadruple Gate Tunnel Field Effect Transistor for Improved ON Current

被引:0
|
作者
M. Sathishkumar
T. S. Arun Samuel
P. Vimala
D. Nirmal
机构
[1] National Engineering College,Department of ECE
[2] Dayananda Sagar College of Engineering,Department of ECE
[3] Karunya Institute of Technology and Sciences,Department of ECE
来源
Silicon | 2022年 / 14卷
关键词
Hetero-dielectric; Quadruple gate; Transistor; Tunneling; Tunnel Field Effect Transistor (TFET);
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, the use of hetero-dielectric in quadruple gate Tunnel Field Effect Transistor (QG-TFET) is proposed to simultaneously improve the ON current and the ON-OFF ratio. The analytical models for the surface potential and the electric field for the QG-TFET are obtained by solving 2D-Poisson equations with appropriate boundary conditions. The analytical solution for band-to-band generation is obtained using Kane’s formula and used to calculate the drain current. It is observed that the proposed device structure provides better performance in terms both higher ON current as 10− 3 A/µm and reduced OFF current as 10− 12 A/µm. The obtained ON-OFF ratio with the proposed device structure is 109. The performance of the proposed structure is confirmed by the comparison of the results of analytics with the simulation results obtained using TCAD. The excellent correlation of the modelled results with the simulation results validates the proposed models’ accuracy.
引用
收藏
页码:6003 / 6008
页数:5
相关论文
共 50 条
  • [41] Performance Analysis of Vertically Stacked Nanosheet Tunnel Field Effect Transistor with Ideal Subthreshold Swing
    Jain, Garima
    Sawhney, Ravinder Singh
    Kumar, Ravinder
    Saini, Amit
    SILICON, 2022, 14 (09) : 5067 - 5074
  • [42] Analysis of a novel Si1-xGex/Si heterojunction stacked oxide double-gate tunnel field-effect transistor with asymmetry structure for improved DC and analog/RF performance
    Chen, Qing
    Yang, Lulu
    Li, Jianwei
    Liu, Hanxiao
    Qi, Zengwei
    Yang, Xiaofeng
    Chen, Dong
    He, Wei
    MICRO AND NANOSTRUCTURES, 2024, 185
  • [43] Analog performance of double gate junctionless tunnel field effect transistor
    M.W.Akram
    Bahniman Ghosh
    Journal of Semiconductors, 2014, (07) : 41 - 45
  • [44] Analog performance of double gate junctionless tunnel field effect transistor
    MWAkram
    Bahniman Ghosh
    Journal of Semiconductors, 2014, 35 (07) : 41 - 45
  • [45] Analog performance of double gate junctionless tunnel field effect transistor
    Akram, M. W.
    Ghosh, Bahniman
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
  • [46] Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach
    Abadi, Rouzbeh Molaei Imen
    Ziabari, Seyed Ali Sedigh
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2016, 122 (11):
  • [47] Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach
    Rouzbeh Molaei Imen Abadi
    Seyed Ali Sedigh Ziabari
    Applied Physics A, 2016, 122
  • [48] Phosphorene source engineered stacked metal gate tunnel field effect transistor with enhanced scaling
    Kumar, Mirgender
    Seong, Kwang-Su
    Park, Si-Hyun
    SUPERLATTICES AND MICROSTRUCTURES, 2018, 124 : 52 - 61
  • [49] ON current Improvement Techniques for Double Gate-Tunnel Field Effect Transistor
    Kumar, Satyam
    Khanna, Gargi
    PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC 2K17), 2017, : 391 - 395
  • [50] Performance Analysis of Double Gate Junctionless Tunnel Field Effect Transistor: RF Stability Perspective
    Raju, Veerati
    Sivasankaran, K.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (11) : 529 - 537