Analysis of a novel Si1-xGex/Si heterojunction stacked oxide double-gate tunnel field-effect transistor with asymmetry structure for improved DC and analog/RF performance

被引:0
|
作者
Chen, Qing [1 ]
Yang, Lulu [1 ]
Li, Jianwei [2 ]
Liu, Hanxiao [1 ]
Qi, Zengwei [1 ]
Yang, Xiaofeng [1 ]
Chen, Dong [1 ]
He, Wei [1 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian 710121, Peoples R China
[2] Xian Huawei Technol Co Ltd, Nova Prod Line, Xian 710065, Peoples R China
来源
MICRO AND NANOSTRUCTURES | 2024年 / 185卷
关键词
Asymmetry structure; Heterojunction; Stacked oxide; On-state current; Ambipolar-state; Analog/RF performance; FET; SRAM;
D O I
10.1016/j.micrna.2023.207722
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this work, a novel Si1-xGex/Si heterojunction and stacked oxide doublegate tunnel field-effect transistor with asymmetry structure (ASHJSO-DGTFET) is proposed and investigated by TCAD simulation. As a contrastive study, the DC and analog/RF performance of silicon-based double gate tunnel field-effect transistors with asymmetry structure (ASSi-DGTFETs) is also discussed. Compared to ASSi-DGTFETs, ASHJSO-DGTFET maintains lower off/ambipolar-state current and obtains higher on-state current. The simulation results reveal that the on-state current, switching ratio, and minimum SS of the optimal ASHJSO-DGTFET are 5.27 x 10-5 A/mu m, 0.64 x 1012, and 12.3 mV/dec, respectively. Moreover, the maximum gds, gm, integral T and GBW of ASHJSODGTFET are 85 mu S/mu m, 172 mu S/mu m, 54.5 GHz and 9.8 GHz, respectively. Therefore, the proposed ASHJSODGTFET is more suitable for the ultra-low power integrated circuits.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] Compact Potential Model for Si1-xGex/Si Heterojunction Double-Gate Tunnel Field-Effect Transistors (TFETs)
    Kim, Sangwan
    Choi, Woo Young
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2018, 18 (09) : 5953 - 5958
  • [2] Impact of interfacial charges on analog and RF performance of Mg2Si source heterojunction double-gate tunnel field effect transistor
    Dassi, Minaxi
    Madan, Jaya
    Pandey, Rahul
    Sharma, Rajnish
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2021, 32 (19) : 23863 - 23879
  • [3] Impact of interfacial charges on analog and RF performance of Mg2Si source heterojunction double-gate tunnel field effect transistor
    Minaxi Dassi
    Jaya Madan
    Rahul Pandey
    Rajnish Sharma
    Journal of Materials Science: Materials in Electronics, 2021, 32 : 23863 - 23879
  • [4] An Improved Si Tunnel Field Effect Transistor With a Buried Strained Si1-xGex Source
    Zhao, Q. T.
    Hartmann, J. M.
    Mantl, S.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1480 - 1482
  • [5] DC and analogue/radio frequency performance optimisation of heterojunction double-gate tunnel field-effect transistor
    Ahish, Shylendra
    Sharma, Dheeraj
    Kumar, Yernad Balachandra Nithin
    Vasantha, Moodabettu Harishchandra
    MICRO & NANO LETTERS, 2016, 11 (08): : 407 - 411
  • [6] Quantum Confinement Effect in Strained-Si1-xGex Double-Gate Tunnel Field-Effect Transistors
    Nguyen Dang Chien
    Shih, Chun-Hsing
    Luu The Vinh
    Nguyen Van Kien
    2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2013, : 73 - 76
  • [7] Design and Analysis of Novel InSb/Si Heterojunction Double Gate Tunnel Field Effect Transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 105 - 109
  • [8] Performance of Asymmetric Gate Oxide on Gate-Drain Overlap in Si and Si1-xGex Double Gate Tunnel FETs
    Poorvasha, S.
    Lakshmi, B.
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [9] Investigation of ft and fmax in Si and Si1-xGex based single and dual material double-gate Tunnel FETs for RF applications
    Pown, M.
    Lakshmi, B.
    ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2016, 7 (02)
  • [10] Device and circuit level performance analysis of novel InAs/Si heterojunction double gate tunnel field effect transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 94 : 119 - 130