Analysis of a novel Si1-xGex/Si heterojunction stacked oxide double-gate tunnel field-effect transistor with asymmetry structure for improved DC and analog/RF performance

被引:0
|
作者
Chen, Qing [1 ]
Yang, Lulu [1 ]
Li, Jianwei [2 ]
Liu, Hanxiao [1 ]
Qi, Zengwei [1 ]
Yang, Xiaofeng [1 ]
Chen, Dong [1 ]
He, Wei [1 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian 710121, Peoples R China
[2] Xian Huawei Technol Co Ltd, Nova Prod Line, Xian 710065, Peoples R China
来源
MICRO AND NANOSTRUCTURES | 2024年 / 185卷
关键词
Asymmetry structure; Heterojunction; Stacked oxide; On-state current; Ambipolar-state; Analog/RF performance; FET; SRAM;
D O I
10.1016/j.micrna.2023.207722
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this work, a novel Si1-xGex/Si heterojunction and stacked oxide doublegate tunnel field-effect transistor with asymmetry structure (ASHJSO-DGTFET) is proposed and investigated by TCAD simulation. As a contrastive study, the DC and analog/RF performance of silicon-based double gate tunnel field-effect transistors with asymmetry structure (ASSi-DGTFETs) is also discussed. Compared to ASSi-DGTFETs, ASHJSO-DGTFET maintains lower off/ambipolar-state current and obtains higher on-state current. The simulation results reveal that the on-state current, switching ratio, and minimum SS of the optimal ASHJSO-DGTFET are 5.27 x 10-5 A/mu m, 0.64 x 1012, and 12.3 mV/dec, respectively. Moreover, the maximum gds, gm, integral T and GBW of ASHJSODGTFET are 85 mu S/mu m, 172 mu S/mu m, 54.5 GHz and 9.8 GHz, respectively. Therefore, the proposed ASHJSODGTFET is more suitable for the ultra-low power integrated circuits.
引用
收藏
页数:13
相关论文
共 50 条
  • [31] Performance Analysis of HfO2-SiO2 Stacked Oxide Quadruple Gate Tunnel Field Effect Transistor for Improved ON Current
    Sathishkumar, M.
    Samuel, T. S. Arun
    Vimala, P.
    Nirmal, D.
    SILICON, 2022, 14 (11) : 6003 - 6008
  • [32] Capacitorless One-Transistor Dynamic Random-Access Memory Based on Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor with Si/SiGe Heterojunction and Underlap Structure for Improvement of Sensing Margin and Retention Time
    Yoon, Young Jun
    Cho, Min Su
    Kim, Bo Gyeong
    Seo, Jae Hwa
    Kang, In Man
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6023 - 6030
  • [33] A new Junction-Less Tunnel Field-Effect Transistor with a SiO2/HfO2 stacked gate oxide for DC performance improvement
    Eyvazi, Kaveh
    Karami, Mohammad Azim
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 77 - 80
  • [34] Performance Analysis of Germanium-Silicon Vertical Tunnel Field-Effect Transistors (Ge-Si-VTFETs) for Analog/RF Applications
    K. Ramkumar
    V. N. Ramakrishnan
    Silicon, 2022, 14 : 10603 - 10612
  • [35] Performance Analysis of Germanium-Silicon Vertical Tunnel Field-Effect Transistors (Ge-Si-VTFETs) for Analog/RF Applications
    Ramkumar, K.
    Ramakrishnan, V. N.
    SILICON, 2022, 14 (16) : 10603 - 10612
  • [36] Analysis and Mitigation of Negative Differential Resistance effects in Double-Gate Silicon-on-Insulator Negative Capacitance Field Effect Transistor with improved analog performance
    Pratap, Manas
    Kansal, Harshit
    Medury, Aditya Sankar
    MICROELECTRONICS JOURNAL, 2023, 136
  • [37] Technology computer-aided design simulation of Ge-source double-gate Si-tunnel Field Effect Transistor: Radio frequency and linearity analysis
    Baruah, Karabi
    Debnath, Radhe Gobinda
    Baishya, Srimanta
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2022, 32 (10)
  • [38] A Compact 2-D Analytical Model for Electrical Characteristics of Double-Gate Tunnel Field-Effect Transistors With a SiO2/High-k Stacked Gate-Oxide Structure
    Kumar, Sanjay
    Goel, Ekta
    Singh, Kunal
    Singh, Balraj
    Kumar, Mirgender
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3291 - 3299
  • [39] Fabrication of a Si1-xGex channel metal-oxide-semiconductor field-effect transistor (MOSFET) containing high Ge fraction layer by low-pressure chemical vapor deposition
    Goto, Kinya
    Murota, Junichi
    Maeda, Takahiro
    Schuetz, Reiner
    Aizawa, Kiyohito
    Kircher, Roland
    Yokoo, Kuniyoshi
    Ono, Shoichi
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1993, 32 (1 B): : 438 - 441
  • [40] Fabrication of ultrathin Si channel wall for vertical double-gate metal-oxide-semiconductor field-effect transistor (DG MOSFET) by using ion-bombardment-retarded etching (IBRE)
    Masahara, M
    Matsukawa, T
    Ishii, K
    Liu, YX
    Nagao, M
    Tanoue, H
    Tanii, T
    Ohdomari, I
    Kanemaru, S
    Suzuki, E
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 1916 - 1918