Analysis of a novel Si1-xGex/Si heterojunction stacked oxide double-gate tunnel field-effect transistor with asymmetry structure for improved DC and analog/RF performance

被引:0
|
作者
Chen, Qing [1 ]
Yang, Lulu [1 ]
Li, Jianwei [2 ]
Liu, Hanxiao [1 ]
Qi, Zengwei [1 ]
Yang, Xiaofeng [1 ]
Chen, Dong [1 ]
He, Wei [1 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian 710121, Peoples R China
[2] Xian Huawei Technol Co Ltd, Nova Prod Line, Xian 710065, Peoples R China
来源
MICRO AND NANOSTRUCTURES | 2024年 / 185卷
关键词
Asymmetry structure; Heterojunction; Stacked oxide; On-state current; Ambipolar-state; Analog/RF performance; FET; SRAM;
D O I
10.1016/j.micrna.2023.207722
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this work, a novel Si1-xGex/Si heterojunction and stacked oxide doublegate tunnel field-effect transistor with asymmetry structure (ASHJSO-DGTFET) is proposed and investigated by TCAD simulation. As a contrastive study, the DC and analog/RF performance of silicon-based double gate tunnel field-effect transistors with asymmetry structure (ASSi-DGTFETs) is also discussed. Compared to ASSi-DGTFETs, ASHJSO-DGTFET maintains lower off/ambipolar-state current and obtains higher on-state current. The simulation results reveal that the on-state current, switching ratio, and minimum SS of the optimal ASHJSO-DGTFET are 5.27 x 10-5 A/mu m, 0.64 x 1012, and 12.3 mV/dec, respectively. Moreover, the maximum gds, gm, integral T and GBW of ASHJSODGTFET are 85 mu S/mu m, 172 mu S/mu m, 54.5 GHz and 9.8 GHz, respectively. Therefore, the proposed ASHJSODGTFET is more suitable for the ultra-low power integrated circuits.
引用
收藏
页数:13
相关论文
共 50 条
  • [21] Design and Analog/RF Performance Analysis of a Novel Symmetric Raised-Channel SiGe Heterojunction Tunnel Field-Effect Transistor (TFET)
    Guha, Sourav
    Pachal, Prithviraj
    SILICON, 2022, 14 (07) : 3357 - 3369
  • [22] DC and analog/RF performance analysis of gate extended U-shaped channel tunnel field effect transistor
    Debnath, Radhe Gobinda
    Baruah, Karabi
    Baishya, Srimanta
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (09): : 2793 - 2799
  • [23] DC and analog/RF performance analysis of gate extended U-shaped channel tunnel field effect transistor
    Radhe Gobinda Debnath
    Karabi Baruah
    Srimanta Baishya
    Microsystem Technologies, 2020, 26 : 2793 - 2799
  • [24] Analytical drain current model of strained junctionless nanowire tunnel field-effect transistor fabricated on Si1-xGex virtual substrate
    Zhang, Yefei
    Li, Zunchao
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (08) : 1195 - 1200
  • [25] A Doping-Less Tunnel Field-Effect Transistor with Si0.6Ge0.4 Heterojunction for the Improvement of the On-Off Current Ratio and Analog/RF Performance
    Han, Tao
    Liu, Hongxia
    Chen, Shupeng
    Wang, Shulong
    Li, Wei
    ELECTRONICS, 2019, 8 (05):
  • [26] Role of Si1-xGex buffer layer on mobility enhancement in a strained-Si n-channel metal-oxide-semiconductor field-effect transistor
    Sugii, N
    Nakagawa, K
    Yamaguchi, S
    Miyao, M
    APPLIED PHYSICS LETTERS, 1999, 75 (19) : 2948 - 2950
  • [27] Ferro-electric stacked gate oxide heterojunction electro-statically doped source/drain double-gate tunnel field effect transistors: A superior structure
    Singh, Balraj
    Rai, Trailokya Nath
    Gola, Deepti
    Singh, Kunal
    Goel, Ekta
    Kumar, Sanjay
    Tiwari, Pramod Kumar
    Jit, Satyabrata
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2017, 71 : 161 - 165
  • [28] Analytical model of a novel double gate metal-infused stacked gate-oxide tunnel field-effect transistor (TFET) for low power and high-speed performance
    Guha, Sourav
    Pachal, Prithviraj
    Ghosh, Sudipta
    Sarkar, Subir Kumar
    SUPERLATTICES AND MICROSTRUCTURES, 2020, 146
  • [29] Analytical model of a novel double gate metal-infused stacked gate-oxide tunnel field-effect transistor (TFET) for low power and high-speed performance
    Guha, Sourav
    Pachal, Prithviraj
    Ghosh, Sudipta
    Sarkar, Subir Kumar
    Guha, Sourav (sguha7850@gmail.com), 1600, Academic Press (146):
  • [30] Performance Analysis of HfO2-SiO2 Stacked Oxide Quadruple Gate Tunnel Field Effect Transistor for Improved ON Current
    M. Sathishkumar
    T. S. Arun Samuel
    P. Vimala
    D. Nirmal
    Silicon, 2022, 14 : 6003 - 6008