Analysis of a novel Si1-xGex/Si heterojunction stacked oxide double-gate tunnel field-effect transistor with asymmetry structure for improved DC and analog/RF performance

被引:0
|
作者
Chen, Qing [1 ]
Yang, Lulu [1 ]
Li, Jianwei [2 ]
Liu, Hanxiao [1 ]
Qi, Zengwei [1 ]
Yang, Xiaofeng [1 ]
Chen, Dong [1 ]
He, Wei [1 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian 710121, Peoples R China
[2] Xian Huawei Technol Co Ltd, Nova Prod Line, Xian 710065, Peoples R China
来源
MICRO AND NANOSTRUCTURES | 2024年 / 185卷
关键词
Asymmetry structure; Heterojunction; Stacked oxide; On-state current; Ambipolar-state; Analog/RF performance; FET; SRAM;
D O I
10.1016/j.micrna.2023.207722
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this work, a novel Si1-xGex/Si heterojunction and stacked oxide doublegate tunnel field-effect transistor with asymmetry structure (ASHJSO-DGTFET) is proposed and investigated by TCAD simulation. As a contrastive study, the DC and analog/RF performance of silicon-based double gate tunnel field-effect transistors with asymmetry structure (ASSi-DGTFETs) is also discussed. Compared to ASSi-DGTFETs, ASHJSO-DGTFET maintains lower off/ambipolar-state current and obtains higher on-state current. The simulation results reveal that the on-state current, switching ratio, and minimum SS of the optimal ASHJSO-DGTFET are 5.27 x 10-5 A/mu m, 0.64 x 1012, and 12.3 mV/dec, respectively. Moreover, the maximum gds, gm, integral T and GBW of ASHJSODGTFET are 85 mu S/mu m, 172 mu S/mu m, 54.5 GHz and 9.8 GHz, respectively. Therefore, the proposed ASHJSODGTFET is more suitable for the ultra-low power integrated circuits.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] Fabrication of ultrathin Si channel wall for vertical double-gate metal-oxide-semiconductor field-effect transistor (DG MOSFET) by using ion-bombardment-retarded etching (IBRE)
    Masahara, Meishoku
    Matsukawa, Takashi
    Ishii, Kenichi
    Liu, Yongxun
    Nagao, Masayoshi
    Tanoue, Hisao
    Tanii, Takashi
    Ohdomari, Iwao
    Kanemaru, Seigo
    Suzuki, Eiichi
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2003, 42 (4 B): : 1916 - 1918
  • [42] A Novel Asymmetric Trench SiC Metal-Oxide-Semiconductor Field-Effect Transistor with a Poly-Si/SiC Heterojunction Diode for Optimizing Reverse Conduction Performance
    Yu, Yiren
    Cheng, Zijun
    Hu, Yi
    Lv, Ruiyi
    Hu, Shengdong
    MICROMACHINES, 2024, 15 (04)
  • [43] Polycrystalline silicon metal-oxide-semiconductor field-effect transistor-based stacked multi-layer one-transistor dynamic random-access memory with double-gate structure for the embedded systems
    Jang, Won Douk
    Yoon, Young Jun
    Cho, Min Su
    Jung, Jun Hyeok
    Lee, Sang Ho
    Jang, Jaewon
    Bae, Jin-Hyuk
    Kang, In Man
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59
  • [44] Novel Si/SiC heterojunction lateral double-diffused metal–oxide semiconductor field-effect transistor with p-type buried layer breaking silicon limit
    段宝兴
    黄鑫
    宋海涛
    王彦东
    杨银堂
    Chinese Physics B, 2021, 30 (04) : 700 - 704
  • [45] FABRICATION OF A SI1-XGEX CHANNEL METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR (MOSFET) CONTAINING HIGH GE FRACTION LAYER BY LOW-PRESSURE CHEMICAL VAPOR-DEPOSITION
    GOTO, K
    MUROTA, J
    MAEDA, T
    SCHUTZ, R
    AIZAWA, K
    KIRCHER, R
    YOKOO, K
    ONO, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (1B): : 438 - 441
  • [46] Novel Si/SiC heterojunction lateral double-diffused metal-oxide semiconductor field-effect transistor with p-type buried layer breaking silicon limit*
    Duan, Baoxing
    Huang, Xin
    Song, Haitao
    Wang, Yandong
    Yang, Yintang
    CHINESE PHYSICS B, 2021, 30 (04)
  • [47] Fabrication and characterization of vertical-type double-gate metal-oxide-semiconductor field-effect transistor with ultrathin Si channel and self-aligned source and drain - art. no. 072103
    Masahara, M
    Liu, YX
    Endo, K
    Matsukawa, T
    Sakamoto, K
    Ishii, K
    O'uchi, S
    Sugimata, E
    Yamauchi, H
    Suzuki, E
    APPLIED PHYSICS LETTERS, 2006, 88 (07)
  • [48] Analysis of static and dynamic performance of short-channel double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors for improved cutoff frequency
    Kranti, A
    Chung, TN
    Raskin, JP
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2340 - 2346
  • [50] Efficient ab initio analysis of quantum confinement and band structure effects in ultra-scaled Si1-xGex gate-all-around and fin field-effect transistors for sub-10 nm technology nodes
    Liu, Jie
    Tang, Chuanxiang
    Mo, Pinghui
    Lu, Jiwu
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) : 1399 - 1409