Performance Analysis of HfO2-SiO2 Stacked Oxide Quadruple Gate Tunnel Field Effect Transistor for Improved ON Current

被引:0
|
作者
M. Sathishkumar
T. S. Arun Samuel
P. Vimala
D. Nirmal
机构
[1] National Engineering College,Department of ECE
[2] Dayananda Sagar College of Engineering,Department of ECE
[3] Karunya Institute of Technology and Sciences,Department of ECE
来源
Silicon | 2022年 / 14卷
关键词
Hetero-dielectric; Quadruple gate; Transistor; Tunneling; Tunnel Field Effect Transistor (TFET);
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, the use of hetero-dielectric in quadruple gate Tunnel Field Effect Transistor (QG-TFET) is proposed to simultaneously improve the ON current and the ON-OFF ratio. The analytical models for the surface potential and the electric field for the QG-TFET are obtained by solving 2D-Poisson equations with appropriate boundary conditions. The analytical solution for band-to-band generation is obtained using Kane’s formula and used to calculate the drain current. It is observed that the proposed device structure provides better performance in terms both higher ON current as 10− 3 A/µm and reduced OFF current as 10− 12 A/µm. The obtained ON-OFF ratio with the proposed device structure is 109. The performance of the proposed structure is confirmed by the comparison of the results of analytics with the simulation results obtained using TCAD. The excellent correlation of the modelled results with the simulation results validates the proposed models’ accuracy.
引用
收藏
页码:6003 / 6008
页数:5
相关论文
共 50 条
  • [11] Performance Evaluation & Linearity Distortion Analysis for Plasma- Assisted Dual-Material Carbon Nanotube Field Effect Transistor with a SiO2-HfO2 Stacked Gate-Oxide Structure (DM-SGCNFET)
    Kansal, Mansha
    Sharma, Suresh C.
    SILICON, 2022, 14 (18) : 12381 - 12391
  • [12] Performance Evaluation & Linearity Distortion Analysis for Plasma- Assisted Dual-Material Carbon Nanotube Field Effect Transistor with a SiO2-HfO2 Stacked Gate-Oxide Structure (DM-SGCNFET)
    Mansha Kansal
    Suresh C. Sharma
    Silicon, 2022, 14 : 12381 - 12391
  • [13] 3D Modeling based Performance Analysis of Gate Engineered Trigate SON TFET with SiO2/HfO2 stacked gate oxide
    Saha, Priyanka
    Sarkhel, Saheli
    Banerjee, Pritha
    Sarkar, Subir Kumar
    2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2018,
  • [14] Design and performance analysis of double gate vertically stacked MoS2 nanosheet field effect transistor
    Rudravaram, Srikanth
    Shukla, Rajendra P.
    Satish, Maheshwaram
    PHYSICA SCRIPTA, 2024, 99 (08)
  • [15] Influence of trap carriers in SiO2/HfO2 stacked dielectric cylindrical gate tunnel fet
    I. Vivek Anand
    T. S. Arun Samuel
    V. N. Ramakrishnan
    K. Ram Kumar
    Silicon, 2022, 14 : 4589 - 4600
  • [16] Influence of trap carriers in SiO2/HfO2 stacked dielectric cylindrical gate tunnel fet
    Anand, I. Vivek
    Samuel, T. S. Arun
    Ramakrishnan, V. N.
    Kumar, K. Ram
    SILICON, 2022, 14 (09) : 4589 - 4600
  • [17] Analysis of Reconfigurable Tunnel Field Effect Transistor for Improved Current Characteristics
    Ranjith, R.
    Suja, K. J.
    Komaragiri, Rama S.
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 36 - 39
  • [18] Extended gate with source splitted tunnel field effect transistor for improved device performance
    Dutta, Ritam
    Subash, T. D.
    Paitya, Nitai
    MATERIALS TODAY-PROCEEDINGS, 2021, 43 : 3715 - 3719
  • [19] Analytical Drain Current Model for Source Pocket Engineered Stacked Oxide SiO2/HfO2Cylindrical Gate TFETs
    Singh, Prince Kumar
    Baral, Kamalaksha
    Kumar, Sanjay
    Tripathy, Manas Ranjan
    Singh, Ashish Kumar
    Upadhyay, Rishibrind Kumar
    Chander, Sweta
    Jit, Satyabrata
    SILICON, 2021, 13 (06) : 1731 - 1739
  • [20] Analytical Drain Current Model for Source Pocket Engineered Stacked Oxide SiO2/HfO2 Cylindrical Gate TFETs
    Prince Kumar Singh
    Kamalaksha Baral
    Sanjay Kumar
    Manas Ranjan Tripathy
    Ashish Kumar Singh
    Rishibrind Kumar Upadhyay
    Sweta Chander
    Satyabrata Jit
    Silicon, 2021, 13 : 1731 - 1739