Performance Analysis of HfO2-SiO2 Stacked Oxide Quadruple Gate Tunnel Field Effect Transistor for Improved ON Current

被引:0
|
作者
M. Sathishkumar
T. S. Arun Samuel
P. Vimala
D. Nirmal
机构
[1] National Engineering College,Department of ECE
[2] Dayananda Sagar College of Engineering,Department of ECE
[3] Karunya Institute of Technology and Sciences,Department of ECE
来源
Silicon | 2022年 / 14卷
关键词
Hetero-dielectric; Quadruple gate; Transistor; Tunneling; Tunnel Field Effect Transistor (TFET);
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, the use of hetero-dielectric in quadruple gate Tunnel Field Effect Transistor (QG-TFET) is proposed to simultaneously improve the ON current and the ON-OFF ratio. The analytical models for the surface potential and the electric field for the QG-TFET are obtained by solving 2D-Poisson equations with appropriate boundary conditions. The analytical solution for band-to-band generation is obtained using Kane’s formula and used to calculate the drain current. It is observed that the proposed device structure provides better performance in terms both higher ON current as 10− 3 A/µm and reduced OFF current as 10− 12 A/µm. The obtained ON-OFF ratio with the proposed device structure is 109. The performance of the proposed structure is confirmed by the comparison of the results of analytics with the simulation results obtained using TCAD. The excellent correlation of the modelled results with the simulation results validates the proposed models’ accuracy.
引用
收藏
页码:6003 / 6008
页数:5
相关论文
共 50 条
  • [31] Compact 2D modeling and drain current performance analysis of a work function engineered double gate tunnel field effect transistor
    Sarkhel, Saheli
    Bagga, Navjeet
    Sarkar, Subir Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 104 - 114
  • [32] Compact 2D modeling and drain current performance analysis of a work function engineered double gate tunnel field effect transistor
    Saheli Sarkhel
    Navjeet Bagga
    Subir Kumar Sarkar
    Journal of Computational Electronics, 2016, 15 : 104 - 114
  • [33] 2-D Analytical Drain Current Model of Double-Gate Heterojunction TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure
    Kumar, Sanjay
    Singh, Kunal
    Chander, Sweta
    Goel, Ekta
    Singh, Prince Kumar
    Baral, Kamalaksha
    Singh, Balraj
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 331 - 338
  • [34] Stacked ferroelectric heterojunction tunnel field effect transistor on a buried oxide substrate for enhanced electrical performance *
    Gopal, Girdhar
    Garg, Heerak
    Agrawal, Harshit
    Varma, Tarun
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (10)
  • [35] An Improved Analytical Model of Current in Tunnel Field Effect Transistor
    Elahi, Mirza Mohammad Monzure
    Ahmed, Kawser
    Islam, Md. Shofiqul
    2012 7TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2012,
  • [36] Performance analysis of InGaAs/GaAsP heterojunction double gate tunnel field effect transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 103 : 93 - 101
  • [37] Design and Performance Analysis of Gate Overlap Dual Material Tunnel Field Effect Transistor
    Buttol, S.
    Balaji, B.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (09): : 1773 - 1779
  • [38] Design and Performance Analysis of Gate Overlap Dual Material Tunnel Field Effect Transistor
    Buttol S.
    Balaji B.
    International Journal of Engineering, Transactions B: Applications, 2024, 37 (09): : 1773 - 1779
  • [39] Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor
    Yu, Junsu
    Kim, Sihyun
    Ryu, Donghyun
    Lee, Kitae
    Kim, Changha
    Lee, Jong-Ho
    Kim, Sangwan
    Park, Byung-Gook
    MICROMACHINES, 2019, 10 (11)
  • [40] Performance Analysis of Vertically Stacked Nanosheet Tunnel Field Effect Transistor with Ideal Subthreshold Swing
    Garima Jain
    Ravinder Singh Sawhney
    Ravinder Kumar
    Amit Saini
    Silicon, 2022, 14 : 5067 - 5074