Performance Analysis of HfO2-SiO2 Stacked Oxide Quadruple Gate Tunnel Field Effect Transistor for Improved ON Current

被引:0
|
作者
M. Sathishkumar
T. S. Arun Samuel
P. Vimala
D. Nirmal
机构
[1] National Engineering College,Department of ECE
[2] Dayananda Sagar College of Engineering,Department of ECE
[3] Karunya Institute of Technology and Sciences,Department of ECE
来源
Silicon | 2022年 / 14卷
关键词
Hetero-dielectric; Quadruple gate; Transistor; Tunneling; Tunnel Field Effect Transistor (TFET);
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, the use of hetero-dielectric in quadruple gate Tunnel Field Effect Transistor (QG-TFET) is proposed to simultaneously improve the ON current and the ON-OFF ratio. The analytical models for the surface potential and the electric field for the QG-TFET are obtained by solving 2D-Poisson equations with appropriate boundary conditions. The analytical solution for band-to-band generation is obtained using Kane’s formula and used to calculate the drain current. It is observed that the proposed device structure provides better performance in terms both higher ON current as 10− 3 A/µm and reduced OFF current as 10− 12 A/µm. The obtained ON-OFF ratio with the proposed device structure is 109. The performance of the proposed structure is confirmed by the comparison of the results of analytics with the simulation results obtained using TCAD. The excellent correlation of the modelled results with the simulation results validates the proposed models’ accuracy.
引用
收藏
页码:6003 / 6008
页数:5
相关论文
共 50 条
  • [21] Performance Evaluation of Double Gate III-V Heterojunction Tunnel FETs with SiO2/HfO2 Gate Oxide Structure
    Kumar, Sanjay
    Baral, Kamalaksha
    Chander, Sweta
    Singh, Prince Kumar
    Singh, Balraj
    Jit, S.
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [22] Improvement of voltage linearity in high-κ MIM capacitors using HfO2-SiO2 stacked dielectric
    Kim, SJ
    Cho, BJ
    Li, MF
    Ding, SJ
    Zhu, CX
    Yu, MB
    Narayanan, B
    Chin, A
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (08) : 538 - 540
  • [23] Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor
    Karmakar, Priyanka
    Sahu, P. K.
    SILICON, 2022, 14 (12) : 6729 - 6736
  • [24] Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor
    Priyanka Karmakar
    P. K. Sahu
    Silicon, 2022, 14 : 6729 - 6736
  • [25] PERFORMANCE ANALYSIS OF JUNCTIONLESS GATE ALL AROUND TUNNEL FIELD EFFECT TRANSISTOR
    Moni, D. Jackuline
    Sundari, T. Jaspar Vinitha
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 262 - 266
  • [26] Effect of Gate Oxide Defects on Tunnel Transistor RF Performance
    Hellenbrand, M.
    Memisevic, E.
    Svensson, J.
    Krishnaraja, A.
    Lind, E.
    Wernersson, L. -E.
    2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
  • [27] Dual-Material Ferroelectric Stacked Gate SiO2/PZT SOI Tunnel FETs with Improved Performance: Design and Analysis
    Kumar, Sanjay
    Singh, P. K.
    Chander, Sweta
    Rahangdale, Ashvini
    Baral, K.
    Jit, Satyabrata
    2018 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2018, : 842 - 845
  • [28] New subthreshold performance analysis of germanium based dual halo gate stacked triple material surrounding gate tunnel field effect transistor
    Venkatesh, M.
    Balamurugan, N. B.
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 130 : 485 - 498
  • [29] Optimal Design and Performance Analysis of Vertically Stacked Nanosheet Tunnel Field Effect Transistor
    S. Anthoniraj
    K. Saravanan
    A. S. Vinay Raj
    N. A. Vignesh
    Silicon, 2022, 14 : 11121 - 11129
  • [30] Optimal Design and Performance Analysis of Vertically Stacked Nanosheet Tunnel Field Effect Transistor
    Anthoniraj, S.
    Saravanan, K.
    Raj, A. S. Vinay
    Vignesh, N. A.
    SILICON, 2022, 14 (17) : 11121 - 11129