Investigation of 4H-SiC gate-all-around cylindrical nanowire junctionless MOSFET including negative capacitance and quantum confinements

被引:0
|
作者
Dariush Madadi
Ali Asghar Orouji
机构
[1] Semnan University,Faculty of Electrical and Computer Engineering
关键词
D O I
暂无
中图分类号
学科分类号
摘要
In our work, we demonstrate a 4H-SiC gate-all-around cylindrical nanowire junctionless (GAA-NWJL) metal oxide field effect transistor (MOSFET) with a negative capacitance (NC) in 20 nm gate length. This paper obtains a subthreshold swing (SS) lower than 60 mV/decade, which is the critical point in conventional MOSFETs. Also, a low drain-induced barrier lowering (DIBL) has been achieved at 21 mV/V. A high Ion/Ioff ratio ~ 4 × 1013 and shallow leakage current ~ 8 × 10–19 A are shown. We investigate the influence of the channel length, doping concentration, gate dielectric, and nanowire diameter on the device characteristics and short-channel effects of the GAA-NWJL. Besides, subthreshold slope, DIBL, leakage current, Ion/Ioff ratio, and band-to-band tunneling (BTBT) results have been analyzed. Lead zirconate titanate (PZT), as a ferroelectric material with negative capacitance (NC), is used at the top of the oxide region to obtain an ideal subthreshold swing at sub 60 mV/decade. Because of working in the sub-10 nm, quantum confinement impacts are considered. Furthermore, the 1D Landau–Khalatnikov (L–K) equations are considered in the structure simulations.
引用
收藏
相关论文
共 50 条
  • [1] Investigation of 4H-SiC gate-all-around cylindrical nanowire junctionless MOSFET including negative capacitance and quantum confinements
    Madadi, Dariush
    Orouji, Ali Asghar
    [J]. EUROPEAN PHYSICAL JOURNAL PLUS, 2021, 136 (07):
  • [2] Investigation of analog/RF performance of gate-all-around junctionless MOSFET including interfacial defects
    Ferhati, H.
    Djeffal, F.
    Bentrcia, T.
    [J]. 2015 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 328 - U451
  • [3] Trans-capacitance modeling in junctionless gate-all-around nanowire FETs
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    [J]. SOLID-STATE ELECTRONICS, 2014, 96 : 34 - 37
  • [4] Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior
    Singh, Pushpapraj
    Singh, Navab
    Miao, Jianmin
    Park, Woo-Tae
    Kwong, Dim-Lee
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (12) : 1752 - 1754
  • [5] Modeling the Quantum Gate capacitance of Nano-Sheet Gate-All-Around MOSFET
    Kushwaha, Pragya
    Agarwal, Harshit
    Mishra, Varun
    Dasgupta, Avirup
    Lin, Yen-Kai
    Kao, Ming-Yen
    Chauhan, Yogesh Singh
    Salahuddin, Sayeef
    Hu, Chenming
    [J]. 2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
  • [6] Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
    Moon, Dong-Il
    Choi, Sung-Jin
    Duarte, Juan Pablo
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1355 - 1360
  • [7] Capacitance Oscillations in Cylindrical Nanowire Gate-All-Around MOS Devices at Low Temperatures
    Chin, S. K.
    Ligatchev, V.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (04) : 395 - 397
  • [8] INVESTIGATION ON CYLINDRICAL GATE ALL AROUND (GAA) TO NANOWIRE MOSFET FOR CIRCUIT APPLICATION
    Jena, Biswajit
    Pradhan, Kumar Prasannajit
    Sahu, Prasanna Kumar
    Dash, Sidharth
    Mishra, Guru Prasad
    Mohapatra, Sushanta Kumar
    [J]. FACTA UNIVERSITATIS-SERIES ELECTRONICS AND ENERGETICS, 2015, 28 (04) : 637 - 643
  • [9] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
    Billel Smaani
    Shiromani Balmukund Rahi
    Samir Labiod
    [J]. Silicon, 2022, 14 : 10967 - 10976
  • [10] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
    Smaani, Billel
    Rahi, Shiromani Balmukund
    Labiod, Samir
    [J]. SILICON, 2022, 14 (16) : 10967 - 10976