Investigation of 4H-SiC gate-all-around cylindrical nanowire junctionless MOSFET including negative capacitance and quantum confinements

被引:0
|
作者
Dariush Madadi
Ali Asghar Orouji
机构
[1] Semnan University,Faculty of Electrical and Computer Engineering
关键词
D O I
暂无
中图分类号
学科分类号
摘要
In our work, we demonstrate a 4H-SiC gate-all-around cylindrical nanowire junctionless (GAA-NWJL) metal oxide field effect transistor (MOSFET) with a negative capacitance (NC) in 20 nm gate length. This paper obtains a subthreshold swing (SS) lower than 60 mV/decade, which is the critical point in conventional MOSFETs. Also, a low drain-induced barrier lowering (DIBL) has been achieved at 21 mV/V. A high Ion/Ioff ratio ~ 4 × 1013 and shallow leakage current ~ 8 × 10–19 A are shown. We investigate the influence of the channel length, doping concentration, gate dielectric, and nanowire diameter on the device characteristics and short-channel effects of the GAA-NWJL. Besides, subthreshold slope, DIBL, leakage current, Ion/Ioff ratio, and band-to-band tunneling (BTBT) results have been analyzed. Lead zirconate titanate (PZT), as a ferroelectric material with negative capacitance (NC), is used at the top of the oxide region to obtain an ideal subthreshold swing at sub 60 mV/decade. Because of working in the sub-10 nm, quantum confinement impacts are considered. Furthermore, the 1D Landau–Khalatnikov (L–K) equations are considered in the structure simulations.
引用
收藏
相关论文
共 50 条
  • [31] Ion/Ioff ratio enhancement and scalability of gate-all-around nanowire negative-capacitance FET with ferroelectric HfO2
    Jang, Kyungmin
    Saraya, Takuya
    Kobayashi, Masaharu
    Hiramoto, Toshiro
    [J]. SOLID-STATE ELECTRONICS, 2017, 136 : 60 - 67
  • [32] <bold>Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires</bold>
    Yeo, Kyoung Hwan
    Suk, Sung Dae
    Li, Ming
    Yeoh, Yun-Young
    Cho, Keun Hwi
    Hong, Ki-Ha
    Yun, SeongKyu
    Lee, Mong Sup
    Cho, Nammyun
    Lee, Kwanheum
    Hwang, Duhyun
    Park, Bokkyoung
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    [J]. 2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 286 - +
  • [33] Optimization of negative capacitance junctionless gate-all-around field-effect transistor using asymmetric non-local lateral Gaussian doping
    Han, Ying
    Lu, Weifeng
    Wei, Weijie
    Zhang, Caiyun
    Chen, Dengke
    [J]. MICROELECTRONICS JOURNAL, 2023, 135
  • [34] III-V Gate-all-around Nanowire MOSFET Process Technology: From 3D to 4D
    Gu, J. J.
    Wang, X. W.
    Shao, J.
    Neal, A. T.
    Manfra, M. J.
    Gordon, R. G.
    Ye, P. D.
    [J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [35] Low-temperature transport characteristics and quantum-confinement effects in gate-all-around Si-nanowire N-MOSFET
    Rustagi, Subhash C.
    Singh, N.
    Lim, Y. F.
    Zhang, G.
    Wang, S.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D.-L.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (10) : 909 - 912
  • [36] Negative capacitance gate-all-around PZT silicon nanowire with high-K/metal gate MFIS structure for low SS and high I on/I off
    Kumar, Vivek
    Maurya, Ravindra Kumar
    Malvika
    Rawat, Gopal
    Mummaneni, Kavicharan
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2023, 38 (05)
  • [37] 4H-SiC-Dopant Segregated Schottky Barrier Cylindrical Gate All Around MOSFET for High Speed and High Power Microwave Applications
    Kumar, Manoj
    Gupta, Mridula
    Haldar, Subhasis
    Gupta, R. S.
    [J]. 2014 IEEE 6TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2014,
  • [38] Enhancing the design and performance of a gate-all-around (GAA) charge plasma nanowire field-effect transistor with the help of the negative-capacitance technique
    Leo Raj Solay
    S. Intekhab Amin
    Pradeep Kumar
    Sunny Anand
    [J]. Journal of Computational Electronics, 2021, 20 : 2350 - 2359
  • [39] Enhancing the design and performance of a gate-all-around (GAA) charge plasma nanowire field-effect transistor with the help of the negative-capacitance technique
    Solay, Leo Raj
    Amin, S. Intekhab
    Kumar, Pradeep
    Anand, Sunny
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (06) : 2350 - 2359
  • [40] Triple-metal gate work function engineering to improve the performance of junctionless cylindrical gate-all-around Si nanowire MOSFETs for the upcoming sub-3-nm technology node
    Sanjay
    Kumar, Vibhor
    Vohra, Anil
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2024, 23 (02) : 267 - 278