INVESTIGATION ON CYLINDRICAL GATE ALL AROUND (GAA) TO NANOWIRE MOSFET FOR CIRCUIT APPLICATION

被引:32
|
作者
Jena, Biswajit [1 ]
Pradhan, Kumar Prasannajit [2 ]
Sahu, Prasanna Kumar [2 ]
Dash, Sidharth [1 ]
Mishra, Guru Prasad [1 ]
Mohapatra, Sushanta Kumar [2 ]
机构
[1] Siksha O Anusandhan Univ, Inst Tech Educ & Res, Device Simulat Lab, Bhubaneswar 751030, Odisha, India
[2] Natl Inst Technol, Dept Elect Engn, Nano Elect Lab, Rourkela 769008, Odisha, India
关键词
cylindrical gate all around; MOSFETs; SCEs; Analog and RF FOMs;
D O I
10.2298/FUEE1504637J
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Undoped cylindrical gate all around (GAA) MOSFET is a radical invention and a potential candidate to replace conventional MOSFET, as it introduces new direction for transistor scaling. In this work, the sensitivity of process parameters like channel length (L-g), channel thickness (t(Si)), and gate work function (phi(M)) on various performance metrics of undoped single material (S-M) and double material (M-D) cylindrical GAA (CGAA) to nanowire MOSFET are systematically analyzed. The electrical characteristics such as on current (I-on), subthreshold leakage current (I-off), the threshold voltage (V-th) and transconductance (g(m)) are evaluated and studied with the variation of device design parameters. The discussion gives the direction towards low standby operating power (LSTP) devices as improvement in I-off is approaching 90% in nanowire MOSFETs. All the device performances of undoped SM and DM CGAA MOSFETs are investigated through Sentaurus device simulator from Synopsys Inc.
引用
收藏
页码:637 / 643
页数:7
相关论文
共 50 条
  • [1] Performance analysis of undoped cylindrical gate all around (GAA) MOSFET at subthreshold regime
    Jena, B.
    Pradhan, K. P.
    Dash, S.
    Mishra, G. P.
    Sahu, P. K.
    Mohapatra, S. K.
    [J]. ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2015, 6 (03)
  • [2] Investigation on Cylindrical Gate-All-Around (GAA) Tunnel FETS Scaling
    Kessi, M.
    Benfdila, A.
    Lakhlef, A.
    [J]. 2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2017, : 199 - 202
  • [3] Precise analytical model for short channel Cylindrical Gate (CylG) Gate-All-Around (GAA) MOSFET
    Sharma, Dheeraj
    Vishvakarma, Santosh Kumar
    [J]. SOLID-STATE ELECTRONICS, 2013, 86 : 68 - 74
  • [4] Investigation on Body Potential in Cylindrical Gate-All- Around MOSFET
    Kessi, M.
    Benfdila, A.
    Lakhelef, A.
    Belhimer, L.
    Djouder, M.
    [J]. 2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 213 - 216
  • [5] CMOS Logic Device and Circuit Performance of Si Gate All Around Nanowire MOSFET
    Nayak, Kaushik
    Bajaj, Mohit
    Konar, Aniruddha
    Oldiges, Philip J.
    Natori, Kenji
    Iwai, Hiroshi
    Murali, Kota V. R. M.
    Rao, Valipe Ramgopal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3066 - 3074
  • [6] Realization of gate-all-around (GAA) SOI MOSFET using replacement gate mask
    Theng, A. L.
    Goh, W. L.
    Chan, Y. T.
    Tee, K. M.
    Chan, L.
    Ng, C. M.
    [J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1129 - +
  • [7] Novel design to improve band to band tunneling and gate induced drain leakages (GIDL) in cylindrical gate all around (GAA) MOSFET
    Sonam Rewari
    Vandana Nath
    Subhasis Haldar
    S. S. Deswal
    R. S. Gupta
    [J]. Microsystem Technologies, 2019, 25 : 1537 - 1546
  • [8] Novel design to improve band to band tunneling and gate induced drain leakages (GIDL) in cylindrical gate all around (GAA) MOSFET
    Rewari, Sonam
    Nath, Vandana
    Haldar, Subhasis
    Deswal, S. S.
    Gupta, R. S.
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (05): : 1537 - 1546
  • [9] Modelling and Simulation of Si and InAs Gate All Around (GAA) Nanowire Transistors
    Chatterjee, Neel
    Pandey, Sujata
    [J]. 2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [10] ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices
    Chen, S. -H.
    Linten, D.
    Hellings, G.
    Veloso, A.
    Scholz, M.
    Boschke, R.
    Groeseneken, G.
    Collaert, N.
    Thean, A.
    [J]. 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,