A Design of Linearity Built-in Self-Test for Current-Steering DAC

被引:0
|
作者
Hsin-Wen Ting
Soon-Jyh Chang
Su-Ling Huang
机构
[1] National Kaohsiung University of Applied Science,Department of Electronic Engineering
[2] National Cheng-Kung University,Department of Electrical Engineering
[3] Motech Industries,undefined
[4] Inc. (Motech),undefined
来源
关键词
Built-in self-test (BIST); Digital-to-analog converters (DACs); Non-linearity errors; Selected-code method;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, a current-mode Built-In Self-Test (BIST) scheme is proposed for on-chip estimating static non-linearity errors in current-steering digital-to-analog converters (DACs). The proposed DAC BIST scheme is designed to verify a 10-bit segmented current-steering DAC, consist of a 5-bit coarse DAC and a 5-bit fine one. This proposed BIST scheme includes a current-mode sample-and-difference circuit to increase the sampling current accuracy and control a current-controlled oscillator (ICO). In addition, only 36 measurements are required by using the selected-code method rather than 1024 measurements for the conventionally-utilized all-code method. Compared to the conventionally-utilized all-code method, about 85-% reduction of test time can be achieved.
引用
收藏
页码:85 / 94
页数:9
相关论文
共 50 条
  • [21] BUILT-IN SELF-TEST OF A CMOS ALU
    CERNY, E
    ABOULHAMID, M
    BOIS, G
    CLOUTIER, J
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 38 - 48
  • [22] Testing and built-in self-test - A survey
    Steininger, A
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (09) : 721 - 747
  • [23] Built-in self-test for signal integrity
    Nourani, M
    Attarha, A
    [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 792 - 797
  • [24] Built-in self-test of FPGA interconnect
    Stroud, C
    Wijesuriya, S
    Hamilton, C
    Abramovici, M
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 404 - 411
  • [25] Built-in self-test with an alternating output
    Bogue, T
    Gossel, M
    Jurgensen, H
    Zorian, Y
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 180 - 184
  • [26] Built-in self-test of MEMS accelerometers
    Deb, N
    Blanton, RD
    [J]. JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2006, 15 (01) : 52 - 68
  • [27] LOCST - A BUILT-IN SELF-TEST TECHNIQUE
    LEBLANC, JJ
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (04): : 45 - 52
  • [28] BUILT-IN SELF-TEST IS HERE TO STAY
    AGARWAL, VK
    [J]. EE-EVALUATION ENGINEERING, 1994, 33 (12): : 8 - 8
  • [29] BUILT-IN SELF-TEST SUPPORT IN THE IBM ENGINEERING DESIGN SYSTEM
    KELLER, BL
    SNETHEN, TJ
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 406 - 415
  • [30] Design of compactors for signature-analyzers in built-in self-test
    Wohl, P
    Waicukauski, JA
    Williams, TW
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 54 - 63