Modeling and design of an ultra low-power NEMS relays: application to logic gate inverters

被引:0
|
作者
Hatem Samaali
Fehmi Najar
Amar Chaalane
机构
[1] University of Carthage,Applied Mechanics and Systems Research Laboratory (LR03ES06), Tunisia Polytechnic School
[2] University of Carthage,ISTIC
[3] FEMTO-ST,Micro Nano Sciences and Systems Department
[4] Badji Mokhtar University of Annaba,Physics Department
关键词
NEMS; Nanoinverter; Cantilever nanobeam; Ohmic contact; Transient pull-in; Low power;
D O I
暂无
中图分类号
学科分类号
摘要
In this work we propose a design based on a nanoelectromechanical relay acting as a logic gate inverter. The proposed inverter is made of a double cantilever nanobeam actuated by a fixed central electrode carrying the input signals. The static and dynamic behaviors of the ohmic nanoinverter gate are investigated using an electromechanical mathematical model that fully incorporates nonlinear form of the electrostatic force and the ohmic contact of the nanobeams’ tip with the fixed output electrode. The derived electromechanical model is used for electrical and energy analysis. Simulations are used to confirm the functionality of the inverter. The analysis of the switching energy showed very low power consumption compared to classical CMOS inverters. It is shown that the proposed inverter dissipates only 0.45 fJ to code a “1” logic-state and 0.023 fJ to code a “0” logic-state.
引用
收藏
页码:17 / 26
页数:9
相关论文
共 50 条
  • [31] Ultra low-voltage/low-power digital floating-gate circuits
    Berg, Y
    Wisland, DT
    Lande, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (07): : 930 - 936
  • [32] Simultaneous voltage scaling and gate sizing for low-power design
    Chen, CH
    Sarrafzadeh, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (06) : 400 - 408
  • [33] CMOS MULTIINPUT GATE IMPLEMENTATIONS FOR LOW-POWER DIGITAL DESIGN
    BISDOUNIS, L
    PANAGIOTARAS, G
    KOUFOPAVLOU, O
    GOUTIS, CE
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (05) : 641 - 653
  • [34] Complete delay modeling of sub-threshold CMOS logic gates for low-power application
    Chanda, Manash
    Chakraborty, Ananda Sankar
    Sarkar, Chandan Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2016, 29 (02) : 132 - 145
  • [35] Low-power design technique with ambipolar double gate devices
    Jabeur, Kotb
    O'Connor, Ian
    Navarro, David
    Le Beux, Sebastien
    PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 14 - 21
  • [36] Numerical and analytical simulations of Suspended Gate - FET for ultra-low power inverters
    Tsamados, D.
    Chauhan, Y. S.
    Eggimann, C.
    Akarvardar, K.
    Wong, H. S. Philip
    Ionescu, Adrian M.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 167 - +
  • [37] A low-power reconfigurable logic array based on double-gate transistors
    Beckett, Paul
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (02) : 115 - 123
  • [38] A low-power adiabatic CAM based on dual transmission gate adiabatic logic
    Zhang, Sheng
    Hu, Jianping
    Dai, Jing
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 134 - 137
  • [39] Novel Intelligent Power Modules for low-power inverters
    Majumdar, G
    Hussein, KH
    Iwasaki, M
    Kawafuji, H
    Iwagami, T
    Yoshida, H
    PESC 98 RECORD - 29TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1 AND 2, 1998, : 1173 - 1179
  • [40] Extremely low-power logic
    Piguet, C
    Gautier, J
    Heer, C
    O'Connor, I
    Schlichtmann, U
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 656 - 661