Ultra low-voltage/low-power digital floating-gate circuits

被引：59
|
作者：
Berg, Y [1 ]
Wisland, DT [1 ]
Lande, TS [1 ]
机构：
[1] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1999年 / 46卷 / 07期
关键词：
floating gate; low-power; lom-voltage; UV conductance;
D O I：
10.1109/82.775389
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes a novel techniyue for implementing ultra low-voltage/low-power digital circuits. The effective threshold voltage seen from a control gate is adjusted during a UV-light-activated tuning procedure. The optimal effective threshold voltage matching the supply voltage and speed may be programmed by UV light through an activated conductance between the power rails and the floating gates. Measured results are provided for gates operating down to 0.4-V power supply, using a standard double-poly CMOS process.
引用
收藏
页码：930 / 936
页数：7
相关论文
共 50 条
  • [1] A Low-Voltage and Low-Power Multiple-Input Floating-Gate FDCCII
    Kumngern, Montree
    Khateb, Fabian
    [J]. 2015 12TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY (ECTI-CON), 2015,
  • [2] Design and optimization of low-voltage low-power quasi-floating gate digital circuits
    Townsend, KA
    Haslett, JW
    Iniewski, K
    [J]. Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 132 - 136
  • [3] Ultra low-voltage floating-gate (FGUVMOS) amplifiers
    Berg, Y
    Næss, O
    Hovin, ME
    Gundersen, H
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 26 (01) : 63 - 73
  • [4] Ultra low-voltage floating-gate (FGUVMOS) amplifiers
    Berg Y.
    Næss Ø.
    Høvin M.E.
    Gundersen H.
    [J]. Analog Integrated Circuits and Signal Processing, 2001, 26 (1) : 63 - 73
  • [5] Floating-gate low-voltage/low-power linear threshold element for neural computation
    Aunet, S
    Berg, Y
    Sæther, T
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 528 - 531
  • [6] LOW-VOLTAGE, LOW-POWER BICMOS DIGITAL CIRCUITS
    ROFAIL, SS
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 572 - 579
  • [7] Bulk-driven floating-gate and bulk-driven quasi-floating-gate techniques for low-voltage low-power analog circuits design
    Khateb, Fabian
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2014, 68 (01) : 64 - 72
  • [8] A low-voltage Floating-Gate MOS biquad
    Rodríguez-Villegas, EO
    Yúfera, A
    Rueda, A
    [J]. VLSI DESIGN, 2001, 12 (03) : 407 - 414
  • [9] Low-voltage floating-gate CMOS buffer
    Oezalevli, Erhar
    Qureshi, Muhammad S.
    Hasler, Paul E.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1872 - +
  • [10] Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits
    Ytterdal, T
    Aunet, S
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 393 - 396
12345