Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits

被引:0
|
作者
Ytterdal, T [1 ]
Aunet, S [1 ]
机构
[1] NTNU, Dept Phys Elect, N-7491 Trondheim, Norway
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a new real time reconfigurable floating-gate CMOS linear threshold element that does not require either UV-programming or Fowler-Nordheim tunneling / hot electron injection. Instead an initial UV-erase is used, in combination with an automatic periodic matching of the effective threshold voltages for NMOS and PMOS driving transistors. We show how the circuit can be used to implement the INVERT, NAND2, NOR2, and CARRY' functions. The circuit output depends on the number of 1s in the binary input. The Boolean function can be changed in real time by using one or more of the inputs as control signals instead of inputs for information processing signals. The circuit is suitable for subthreshold operation. Preliminary measurements for floating-gate logic are included.
引用
收藏
页码:393 / 396
页数:4
相关论文
共 50 条
  • [1] Low-voltage floating-gate CMOS buffer
    Oezalevli, Erhar
    Qureshi, Muhammad S.
    Hasler, Paul E.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1872 - +
  • [2] Ultra low-voltage/low-power digital floating-gate circuits
    Berg, Y
    Wisland, DT
    Lande, TS
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (07): : 930 - 936
  • [3] A Novel Low-voltage CMOS Mixer with Differential Floating-gate Input
    Cao, Xin-liang
    Fan, Yan-hu
    Li, Jian-xin
    [J]. INFORMATION TECHNOLOGY APPLICATIONS IN INDUSTRY, PTS 1-4, 2013, 263-266 : 980 - 985
  • [4] A low-voltage Floating-Gate MOS biquad
    Rodríguez-Villegas, EO
    Yúfera, A
    Rueda, A
    [J]. VLSI DESIGN, 2001, 12 (03) : 407 - 414
  • [5] Tunable floating-gate low-voltage transconductor
    Næss, O
    Berg, Y
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 663 - 666
  • [6] Low-voltage floating-gate current mirrors
    Berg, Y
    Lande, TS
    Naess, S
    [J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 21 - 24
  • [7] Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors
    Choi, Junhwan
    Lee, Changhyeon
    Lee, Chungryeol
    Park, Hongkeun
    Lee, Seung Min
    Kim, Chang-Hyun
    Yoo, Hocheon
    Im, Sung Gap
    [J]. NATURE COMMUNICATIONS, 2022, 13 (01)
  • [8] Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors
    Junhwan Choi
    Changhyeon Lee
    Chungryeol Lee
    Hongkeun Park
    Seung Min Lee
    Chang-Hyun Kim
    Hocheon Yoo
    Sung Gap Im
    [J]. Nature Communications, 13
  • [9] A low-voltage √x Floating-Gate MOS integrator
    Rodríguez, EO
    Yúfera, A
    Rueda, A
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 184 - 187
  • [10] Ultra low-voltage floating-gate (FGUVMOS) amplifiers
    Berg, Y
    Næss, O
    Hovin, ME
    Gundersen, H
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 26 (01) : 63 - 73