Modeling and design of an ultra low-power NEMS relays: application to logic gate inverters

被引:0
|
作者
Hatem Samaali
Fehmi Najar
Amar Chaalane
机构
[1] University of Carthage,Applied Mechanics and Systems Research Laboratory (LR03ES06), Tunisia Polytechnic School
[2] University of Carthage,ISTIC
[3] FEMTO-ST,Micro Nano Sciences and Systems Department
[4] Badji Mokhtar University of Annaba,Physics Department
关键词
NEMS; Nanoinverter; Cantilever nanobeam; Ohmic contact; Transient pull-in; Low power;
D O I
暂无
中图分类号
学科分类号
摘要
In this work we propose a design based on a nanoelectromechanical relay acting as a logic gate inverter. The proposed inverter is made of a double cantilever nanobeam actuated by a fixed central electrode carrying the input signals. The static and dynamic behaviors of the ohmic nanoinverter gate are investigated using an electromechanical mathematical model that fully incorporates nonlinear form of the electrostatic force and the ohmic contact of the nanobeams’ tip with the fixed output electrode. The derived electromechanical model is used for electrical and energy analysis. Simulations are used to confirm the functionality of the inverter. The analysis of the switching energy showed very low power consumption compared to classical CMOS inverters. It is shown that the proposed inverter dissipates only 0.45 fJ to code a “1” logic-state and 0.023 fJ to code a “0” logic-state.
引用
收藏
页码:17 / 26
页数:9
相关论文
共 50 条
  • [21] A NOVEL LOW-POWER STATIC GAAS-MESFET LOGIC GATE
    NAMORDI, MR
    WHITE, WA
    ELECTRON DEVICE LETTERS, 1982, 3 (09): : 264 - 267
  • [22] Ultra-Low power NEMS FPGA
    Han, Sijing
    Sirigiri, Vijay
    Saab, Daniel G.
    Tabib-Azar, Massood
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 533 - 538
  • [23] Charge recycling differential logic for low-power application
    Kong, BS
    Choi, JS
    Lee, SJ
    Lee, K
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 302 - 303
  • [24] A novel low-power logic circuit design scheme
    Starzyk, Janusz A.
    He, Haibo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) : 176 - 180
  • [25] MOSFET-like CNFET based logic gate library for low-power application:a comparative study
    P.A.Gowri Sankar
    K.Udhayakumar
    Journal of Semiconductors, 2014, 35 (07) : 116 - 128
  • [26] MOSFET-like CNFET based logic gate library for low-power application:a comparative study
    P.A.Gowri Sankar
    K.Udhayakumar
    Journal of Semiconductors, 2014, (07) : 116 - 128
  • [27] MOSFET-like CNFET based logic gate library for low-power application: a comparative study
    Sankar, P. A. Gowri
    Udhayakumar, K.
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
  • [28] A NEW ULTRA LOW-POWER ULA AND ITS APPLICATION
    FORSHAW, P
    MICROELECTRONICS AND RELIABILITY, 1979, 19 (5-6): : 463 - 472
  • [29] Design considerations for low-power ultra wideband receivers
    Heydari, P
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 668 - 673
  • [30] Traveling the wild frontier of ultra low-power design
    Rabaey, J
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 747 - 747