Gate Oxide Variability Analysis of a Novel 3 nm Truncated Fin–FinFET for High Circuitry Performance

被引:0
|
作者
Mridul Prakash Kashyap
Rishu Chaujar
机构
[1] Delhi Technological University,Applied Physics Department
来源
Silicon | 2021年 / 13卷
关键词
Junctionless; Truncated fin (TF); FinFET; GaAs substrate; Unilateral power gain; f;
D O I
暂无
中图分类号
学科分类号
摘要
In this work, we examined the analog and circuitry amplifying capacity of our novel 3 nm Truncated Fin Junctionless bulk FinFET (n-type) with two different oxide thicknesses at this small scale of gate length. Both oxide widths of high K-material HfO2 have their own individual benefits, due to high gate controllability as compared to conventional FinFETs having SiO2 as a gate oxide. The device works best with Tox = 1 nm in terms of power amplification. When tested with this width of gate oxide, we end up with increase of 59.18%, 7.22% and 12.11 times at corresponding peak values of Unilateral power gain (Gu), IP3 and fmax. This actually evident the enhanced performance of TF-FinFET for A.C applications at this high range of frequency of the input signal. When device tested at Tox = 1 nm, we end up with the increase of 45%, 21.45%, 16% and decrease of 65% at the corresponding peak values of Intrinsic delay (ti), Transconductance (gm), Drain current (ID) and OFF-state current (IOFF). These results of simulation also showed the compatibility of TF-FinFET in terms of high-performance analog application. After these analyses, we can expect a strong potential for wide variety of applications to high-speed System on chip from this device.
引用
收藏
页码:3249 / 3256
页数:7
相关论文
共 50 条
  • [41] Modeling, Simulation and Performance Analysis of Drain Current for Below 10 nm Channel Length Based Tri-Gate FinFET
    Panchanan, Suparna
    Maity, Reshmi
    Baishya, Srimanta
    Maity, Niladri Pratap
    SILICON, 2022, 14 (17) : 11519 - 11530
  • [42] TCAD simulation of sub-10 nm high-k SOI GaN FinFET by implementing fin optimization approach for high-performance applications
    Rajawat, Vandana Singh
    Kumar, Ajay
    Choudhary, Bharat
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 122 (01)
  • [43] Analog Performance and Its Variability in Sub-10 nm Fin-Width FinFETs: A Detailed Analysis
    Bhoir, Mandar S.
    Chiarella, Thomas
    Ragnarsson, Lars Ake
    Mitard, Jerome
    Terzeiva, Valentina
    Horiguchi, Naoto
    Mohapatra, Nihar R.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1217 - 1224
  • [44] 3-D Simulation of Novel High Performance of Nano-Scale Dual Gate Fin-FET Inserting the High-K Dielectric TiO2 at 5 Nm Technology
    N. Bourahla
    B. Hadri
    A. Bourahla
    Silicon, 2020, 12 : 1301 - 1309
  • [45] 3-D Simulation of Novel High Performance of Nano-Scale Dual Gate Fin-FET Inserting the High-K Dielectric TiO2 at 5 Nm Technology
    Bourahla, N.
    Hadri, B.
    Bourahla, A.
    SILICON, 2020, 12 (06) : 1301 - 1309
  • [46] Performance Evaluation of FinFET Based 9 Stages Ring Oscillator Using Transmission Gate High Frequency Generation in 45nm
    Shrivastava, Pavan
    Kushwah, Ravindra Singh
    Manorama
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2014, 9 (04): : 259 - 269
  • [47] A 16nm 128Mb SRAM in High-κ Metal-Gate FinFET Technology with Write-Assist Circuitry for Low-VMIN Applications
    Chen, Yen-Huei
    Chan, Wei-Min
    Wu, Wei-Cheng
    Liao, Hung-Jen
    Pan, Kuo-Hua
    Liaw, Jhon-Jhy
    Chung, Tang-Hsuan
    Li, Quincy
    Chang, George H.
    Lin, Chih-Yung
    Chiang, Mu-Chi
    Wu, Shien-Yang
    Natarajan, Sreedhar
    Chang, Jonathan
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 238 - +
  • [48] ESD Device Performance Analysis in a 14nm FinFET SOI CMOS Technology: Fin-based versus Planar-based
    Li, Junjun
    Gauthier, Robert
    Li, You
    Mishra, Rahul
    2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [49] Novel polycrystalline gate engineering for high performance sub-100 nm CMOS devices
    Uejima, K
    Yamamoto, T
    Mogami, T
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 128 - 129
  • [50] Design and Analysis of Analog Performance of Dual-k Spacer Underlap N/P-FinFET at 12 nm Gate Length
    Nandi, Ashutosh
    Saxena, Ashok K.
    Dasgupta, Sudeb
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) : 1529 - 1535