Gate Oxide Variability Analysis of a Novel 3 nm Truncated Fin–FinFET for High Circuitry Performance

被引:0
|
作者
Mridul Prakash Kashyap
Rishu Chaujar
机构
[1] Delhi Technological University,Applied Physics Department
来源
Silicon | 2021年 / 13卷
关键词
Junctionless; Truncated fin (TF); FinFET; GaAs substrate; Unilateral power gain; f;
D O I
暂无
中图分类号
学科分类号
摘要
In this work, we examined the analog and circuitry amplifying capacity of our novel 3 nm Truncated Fin Junctionless bulk FinFET (n-type) with two different oxide thicknesses at this small scale of gate length. Both oxide widths of high K-material HfO2 have their own individual benefits, due to high gate controllability as compared to conventional FinFETs having SiO2 as a gate oxide. The device works best with Tox = 1 nm in terms of power amplification. When tested with this width of gate oxide, we end up with increase of 59.18%, 7.22% and 12.11 times at corresponding peak values of Unilateral power gain (Gu), IP3 and fmax. This actually evident the enhanced performance of TF-FinFET for A.C applications at this high range of frequency of the input signal. When device tested at Tox = 1 nm, we end up with the increase of 45%, 21.45%, 16% and decrease of 65% at the corresponding peak values of Intrinsic delay (ti), Transconductance (gm), Drain current (ID) and OFF-state current (IOFF). These results of simulation also showed the compatibility of TF-FinFET in terms of high-performance analog application. After these analyses, we can expect a strong potential for wide variety of applications to high-speed System on chip from this device.
引用
收藏
页码:3249 / 3256
页数:7
相关论文
共 50 条
  • [11] Novel Attributes and Analog Performance Analysis of Dual Material Gate FINFET Based High Sensitive Biosensors
    M. Suguna
    V. Charumathi
    M. Hemalatha
    N. B. Balamurugan
    D. Sriram Kumar
    P. Suveetha Dhanaselvam
    Silicon, 2022, 14 : 2389 - 2396
  • [12] Impact of Cross-Sectional Shape on 10-nm Gate Length InGaAs FinFET Performance and Variability
    Seoane, Natalia
    Indalecio, Guillermo
    Nagy, Daniel
    Kalna, Karol
    Garcia-Loureiro, Antonio J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 456 - 462
  • [13] Degradation Analysis of High Performance 14nm FinFET SRAM
    Kraak, Daniel
    Agbo, Innocent
    Taouil, Mottagiallah
    Weckx, Pieter
    Cosemans, Stefan
    Catthoor, Francky
    Hamdioui, Said
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 201 - 206
  • [14] Analysis of Multifin n-FinFET for Analog Performance at 30nm Gate Length
    Sonkusare, Reena S.
    Rathod, S. S.
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 277 - 283
  • [15] Performance Boost Scheme with Activated Dummy Fin in 12-nm FinFET Technology for High-Performance Logic Application
    Ichihashi, Motoi
    Zeng, Jia
    Woo, Youngtag
    Zhu, Xuelian
    Wang, Chenchen
    Mazza, James
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 196 - 196
  • [16] Design and Performance Analysis of 20nm 5-fin SOI FinFET for different channel materials
    Kaur, Gurpurneet
    Gill, Sandeep Singh
    Rattan, Munish
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1569 - 1572
  • [17] Impact & Analysis of Inverted-T shaped Fin on the Performance parameters of 14-nm heterojunction FinFET
    Shekhar Verma
    Suman Lata Tripathi
    Silicon, 2022, 14 : 9441 - 9451
  • [18] A novel 25-nm modified Schottky-barrier FinFET with high performance
    Tsui, BY
    Lin, CP
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) : 430 - 432
  • [19] Impact & Analysis of Inverted-T shaped Fin on the Performance parameters of 14-nm heterojunction FinFET
    Verma, Shekhar
    Tripathi, Suman Lata
    SILICON, 2022, 14 (15) : 9441 - 9451
  • [20] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
    Rao, M. V. Ganeswara
    Ramanjaneyulu, N.
    Pydi, Balamurali
    Soma, Umamaheshwar
    Babu, K. Rajesh
    Prasad, Satti Harichandra
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (06) : 557 - 569