Gate Oxide Variability Analysis of a Novel 3 nm Truncated Fin–FinFET for High Circuitry Performance

被引:0
|
作者
Mridul Prakash Kashyap
Rishu Chaujar
机构
[1] Delhi Technological University,Applied Physics Department
来源
Silicon | 2021年 / 13卷
关键词
Junctionless; Truncated fin (TF); FinFET; GaAs substrate; Unilateral power gain; f;
D O I
暂无
中图分类号
学科分类号
摘要
In this work, we examined the analog and circuitry amplifying capacity of our novel 3 nm Truncated Fin Junctionless bulk FinFET (n-type) with two different oxide thicknesses at this small scale of gate length. Both oxide widths of high K-material HfO2 have their own individual benefits, due to high gate controllability as compared to conventional FinFETs having SiO2 as a gate oxide. The device works best with Tox = 1 nm in terms of power amplification. When tested with this width of gate oxide, we end up with increase of 59.18%, 7.22% and 12.11 times at corresponding peak values of Unilateral power gain (Gu), IP3 and fmax. This actually evident the enhanced performance of TF-FinFET for A.C applications at this high range of frequency of the input signal. When device tested at Tox = 1 nm, we end up with the increase of 45%, 21.45%, 16% and decrease of 65% at the corresponding peak values of Intrinsic delay (ti), Transconductance (gm), Drain current (ID) and OFF-state current (IOFF). These results of simulation also showed the compatibility of TF-FinFET in terms of high-performance analog application. After these analyses, we can expect a strong potential for wide variety of applications to high-speed System on chip from this device.
引用
收藏
页码:3249 / 3256
页数:7
相关论文
共 50 条
  • [21] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
    M. V. Ganeswara Rao
    N. Ramanjaneyulu
    Balamurali Pydi
    Umamaheshwar Soma
    K. Rajesh Babu
    Satti Harichandra Prasad
    Transactions on Electrical and Electronic Materials, 2023, 24 : 557 - 569
  • [22] Simulation and Drain Current Performance analysis of High-K Gate Dielectric FinFET
    M. Aditya
    K. Srinivasa Rao
    K. Girija Sravani
    Koushik Guha
    Silicon, 2022, 14 : 4075 - 4078
  • [23] Simulation and Drain Current Performance analysis of High-K Gate Dielectric FinFET
    Aditya, M.
    Rao, K. Srinivasa
    Sravani, K. Girija
    Guha, Koushik
    SILICON, 2022, 14 (08) : 4075 - 4078
  • [24] Design of a 30 Nm Novel 3-D Quad Gate Stacked Nano-Sheets FinFET
    Ruhil, Shaifali
    Dutta, Umesh
    Khanna, Vandana
    Shukla, Neeraj Kumar
    SILICON, 2022, 14 (17) : 11859 - 11868
  • [25] Design of a 30 Nm Novel 3-D Quad Gate Stacked Nano-Sheets FinFET
    Shaifali Ruhil
    Umesh Dutta
    Vandana Khanna
    Neeraj Kumar Shukla
    Silicon, 2022, 14 : 11859 - 11868
  • [26] High Performance 22/20nm FinFET CMOS Devices with Advanced High-K/Metal Gate Scheme
    Wu, C. C.
    Lin, D. W.
    Keshavarzi, A.
    Huang, C. H.
    Chan, C. T.
    Tseng, C. H.
    Chen, C. L.
    Hsieh, C. Y.
    Wong, K. Y.
    Cheng, M. L.
    Li, T. H.
    Lin, Y. C.
    Yang, L. Y.
    Lin, C. P.
    Hou, C. S.
    Lin, H. C.
    Yang, J. L.
    Yu, K. F.
    Chen, M. J.
    Hsieh, T. H.
    Peng, Y. C.
    Chou, C. H.
    Lee, C. J.
    Huang, C. W.
    Lu, C. Y.
    Yang, F. K.
    Chen, H. K.
    Weng, L. W.
    Yen, P. C.
    Wang, S. H.
    Chang, S. W.
    Chuang, S. W.
    Gan, T. C.
    Wu, T. L.
    Lee, T. Y.
    Huang, W. S.
    Huang, Y. J.
    Tseng, Y. W.
    Wu, C. M.
    Ou-Yang, Eric
    Hsu, K. Y.
    Lin, L. T.
    Wang, S. B.
    Kwok, T. M.
    Su, C. C.
    Tsai, C. H.
    Huang, M. J.
    Lin, H. M.
    Chang, A. S.
    Liao, S. H.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [27] Performance improvement of spacer engineered n-type SOI FinFET at 3-nm gate length
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 137
  • [28] Exploration and analysis of n-FinFET implementing stacked high-K at 08 nm gate length
    Nanda, Swagat
    Kumari, Sapna
    Dhar, Rudra Sankar
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2023, 49 (01):
  • [29] Exploration and analysis of n-FinFET implementing stacked high-K at 08 nm gate length
    Swagat Nanda
    Sapna Kumari
    Rudra Sankar Dhar
    Sādhanā, 49
  • [30] Temperature investigation of a Novel 3nm TF-Bulk FinFET for Improved Performance
    Kashyap, Mridul Prakash
    Chaujar, Rishu
    20TH IEEE INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2020), 2020, : 382 - 387