Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter

被引:0
|
作者
Ilkka Nissinen
Juha Kostamovaara
机构
[1] University of Oulu,Department of Electrical and Information Engineering, Electronics Laboratory
关键词
Jitter; Reference locked oscillator; Time-to-digital converter; Phase noise;
D O I
暂无
中图分类号
学科分类号
摘要
The noise and jitter characteristics of an on-chip voltage reference-locked ring oscillator used in the time-to-digital converter (TDC) of the integrated receiver of a pulsed time-of-flight laser rangefinder are presented. The frequency of the ring oscillator, 683 MHz, was locked to the on-chip voltage reference by means of a frequency-to-voltage converter, resulting in better than 90 ppm/°C stability. The noise and jitter transfer characteristics of the loop were derived, and simulations were performed to see the effects of different noise types (white and 1/f noise) on the cumulative jitter of the locked ring oscillator. Finally, these results were verified by jitter measurements performed using an integrated time-to-digital converter (TDC) fabricated on the same die (0.18 μm CMOS process). The cumulative jitter of the on-chip reference-locked ring oscillator was less than 30 ps (sigma value) over a time range of 70 ns, which made it possible to use this oscillator as the heart of a TDC when aiming at centimetre-level precision (1 cm = 67 ps) in laser ranging.
引用
收藏
页码:271 / 280
页数:9
相关论文
共 50 条
  • [1] Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter
    Nissinen, Ilkka
    Kostamovaara, Juha
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 64 (03) : 271 - 280
  • [2] Time-to-digital converter based on an on-chip voltage reference locked ring oscillator
    Nissinen, Ilkka
    Kostamovaara, Juha
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 250 - +
  • [3] On-chip Jitter Measurement Using Vernier Ring Time-to-digital Converter
    Yu, Jianjun
    Dai, Fa Foster
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 167 - 170
  • [4] Time-to-Digital Converter Compiler for On-Chip Instrumentation
    Wu, Chia-Hua
    Huang, Shi-Yu
    Chou, Yung-Fa
    Kwai, Ding-Ming
    IEEE DESIGN & TEST, 2020, 37 (04) : 101 - 107
  • [5] Time-to-voltage converter for on-chip jitter measurement
    Xia, T
    Lo, JC
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (06) : 1738 - 1748
  • [6] On-Chip Voltage Reference-Based Time-to-Digital Converter for Pulsed Time-of-Flight Laser Radar Measurements
    Nissinen, Ilkka
    Kostamovaara, Juha
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (06) : 1938 - 1948
  • [7] On-Chip Test Clock Validation Using A Time-to-Digital Converter in FPGAs
    Miyake, Yousuke
    Kajihara, Seiji
    Chen, Poki
    2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 157 - 162
  • [8] A Novel Time-to-Digital Converter Based on Low-Jitter Phase-Locked Loop
    Wu, Jin
    Wang, Chao
    Shi, Shu-fang
    Yu, Xiang-rong
    Zheng, Li-xia
    Sun, Wei-feng
    IETE JOURNAL OF RESEARCH, 2017, 63 (03) : 336 - 345
  • [9] A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
    Santos, DM
    Dow, SF
    Levi, ME
    1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3, 1996, : 289 - 291
  • [10] A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
    Santos, DM
    Dow, SF
    Flasck, JM
    Levi, ME
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 1717 - 1719